29 lines
927 B
Plaintext
29 lines
927 B
Plaintext
pod_check_cclocal(): .s
|
|
pod_check_ccconfig(): .s
|
|
pod_check_achip(): .s
|
|
pod_check_ebus1(): .s All processors
|
|
pod_check_ebus2(): Bootmaster only
|
|
(Somehow check that there is only one bootmaster?)
|
|
pod_check_pdcache1(): .s
|
|
pod_check_scache1(): .s
|
|
pod_check_picache(): .s
|
|
pod_check_pdcache2(): .s
|
|
pod_check_io4(): .c Check IO4 registers
|
|
pod_check_epc(): .c Check EPC registers
|
|
pod_check_console(): .c IO4 UART loopback test
|
|
pod_check_rawmem(): .c Test MA/MD, run BIST and check results
|
|
pod_check_mem(): .c Test start and end of each bank,
|
|
Test address lines.
|
|
Test memory to be used by the
|
|
PROM.
|
|
pod_check_scache2: .s Check scache writeback logic. Wipes
|
|
out previous stack contexts.
|
|
pod_check_bustags: .s Check bus tag RAM on IP19:
|
|
Note: All CPUs need to do this
|
|
and the cache tests...
|
|
Perhaps before writing
|
|
mpconf?
|
|
pod_check_prom: .s Checksum the PROM.
|
|
|
|
|