505 lines
18 KiB
Plaintext
505 lines
18 KiB
Plaintext
File Name: prom_V2_accept
|
|
Title: IP21prom version 2 acceptance log result
|
|
From: Sue Liu
|
|
Date: May 6, 94
|
|
Purpose: The purpose of this file is to allow the test engineer
|
|
have a quick understanding of the pod command functionality
|
|
and help the IP21prom developer to do a quick acceptance
|
|
check on IP21prom.
|
|
|
|
Every IP21prom release shall make sure all of the POD commands
|
|
are tested properly.
|
|
|
|
|
|
The log is for sherman machine, 2 processors TFP.
|
|
All the pod cmds are tested.
|
|
|
|
|
|
|
|
LOG FROM SLAVE PROCESSOR:
|
|
========================
|
|
Gcache TAG ADDR test for sets 0, 1, 2 PASSED
|
|
Gcache TAG DATA test for sets 0, 1, 2 PASSED
|
|
Gcache RAM DATA test for sets 0, 1, 2 PASSED
|
|
Gcache TAG ADDR test for set 3 PASSED
|
|
Gcache TAG DATA test for set 3 PASSED
|
|
Gcache RAM DATA test for set 3 PASSED
|
|
Dcache tag test pass
|
|
Checking CC Join... ...passed.
|
|
Checking FPU... ... passed.
|
|
|
|
|
|
|
|
LOG FROM MASTER PROCESSOR:
|
|
=========================
|
|
Secondary Cache test..
|
|
Gcache TAG ADDR test for sets 0, 1, 2 PASSED
|
|
Gcache TAG DATA test for sets 0, 1, 2 PASSED
|
|
Gcache RAM DATA test for sets 0, 1, 2 PASSED
|
|
Gcache TAG ADDR test for set 3 PASSED
|
|
Gcache TAG DATA test for set 3 PASSED
|
|
Gcache RAM DATA test for set 3 PASSED
|
|
PD Cache test..
|
|
Dcache tag test pass
|
|
Building stack..
|
|
Jumping to MAIN
|
|
|
|
Welcome to Everest manufactuing mode.
|
|
Initializing master IO4...
|
|
Testing master IA chip registers (slot 0f)...
|
|
Testing map RAM in master IO4's IA chip (slot 0f)...
|
|
Testing master EPC (slot 0f, adap 01)...
|
|
Initializing EPC UART...
|
|
|
|
|
|
IP21 PROM (BE) SGI Version 2 built 02:13:04 PM May 6, 1994
|
|
-- USING SYS. CTLR. UART --
|
|
-- POD MODE ENABLED --
|
|
Initializing hardware inventory... ...done.
|
|
CPU 03/00 is bootmaster
|
|
Testing and clearing bus tags... ...passed.
|
|
Configuring memory...
|
|
Using standard interleave algorithm.
|
|
Running built-in memory test... 12
|
|
...passed.
|
|
Writing cfginfo to memory
|
|
Initializing MPCONF blocks
|
|
Checking CC Join... ...passed.
|
|
Checking EAROM... ...passed.
|
|
*** Contents of ERTOIP Registers Before Reset:
|
|
*** CPU 1:
|
|
*** Error/TimeOut Interrupt(s) Pending: 00000003 ==
|
|
DB chip Parity error DB0
|
|
DB chip Parity error DB1
|
|
|
|
Checking processor diag results...
|
|
Checking FPU... ... passed.
|
|
Enabled 64 Megabytes of main memory
|
|
Enabled 2 processors
|
|
|
|
Entering POD mode.
|
|
Reason for entering POD mode: POD mode switch set or POD key pressed.
|
|
POD 03/00> help
|
|
All numerical inputs should be in hex with or without 0x preceding them.
|
|
Commands may be separated by semicolons, and loops may be nested.
|
|
Write byte: wb ADDRESS NUMBER
|
|
Write halfword: wh ADDRESS NUMBER
|
|
Write word: ww ADDRESS NUMBER
|
|
Write double: wd ADDRESS NUMBER
|
|
Display byte: db ADDRESS
|
|
Display halfword: dh ADDRESS
|
|
Display word: dw ADDRESS
|
|
Display double: dd ADDRESS
|
|
Display niblet master debug buffer: dm NUMBER
|
|
Display niblet slave debug buffer: ds NUMBER
|
|
Display register: dr <sr || sp || all>
|
|
Write register: wr < sr >
|
|
'scope loop: sloop (COMMAND)
|
|
Finite loop: loop TIMES (COMMAND)
|
|
Slot contents: info
|
|
Mem diagnostic: mem LOADDR HIADDR
|
|
Jump to address: j ADDRESS
|
|
Jump to address: j1 ADDRESS PARAM1
|
|
Jump to address: j2 ADDRESS PARAM1 PARAM2
|
|
Disp. config reg: dc SLOT REGNUM
|
|
Write config reg: wc SLOT REGNUM VALUE
|
|
Disp mem bd regs: dmc SLOT
|
|
Disp io brd regs: dio SLOT
|
|
Reset the system: reset
|
|
Run Niblet: niblet <0 - 9>
|
|
Send interrupt: si SLOT CPU LEVEL
|
|
Clear TLB: flusht
|
|
Dump TLB: td <index | all>
|
|
Clear State: clear
|
|
Decode Address: decode PHYSADDR
|
|
Walk a bit: walk <loaddr> <hiaddr> <cont on fails>
|
|
Dump dcache tag: dtag addr
|
|
Dump scache tag: stag PHYSADDR
|
|
Dump scache tags: staga state_mask
|
|
Dump dcache tags: dtaga state_mask
|
|
Goto slave mode: slave
|
|
Set Page Size: setpg PAGESIZE
|
|
Show Page Size: showpg
|
|
Download IO PROM: io
|
|
Why are we here?: why
|
|
Disable unit: disable SLOT UNIT
|
|
Enable unit: enable SLOT UNIT
|
|
Force disable: fdisable SLOT UNIT
|
|
Force enable: fenable SLOT UNIT
|
|
Display config: devc SLOT | all
|
|
Reinit inventory: zap
|
|
Display MPCONF: dmpc VPID
|
|
Fix EAROM cksum: fixcksum
|
|
how EAROM cksum: cksum
|
|
G-cache Parity: gparity LOADDR HIADDR
|
|
POD 03/00> info
|
|
System physical configuration:
|
|
Slot 01: Empty
|
|
Slot 02: Empty
|
|
Slot 03: CPU board
|
|
Slot 04: Empty
|
|
Slot 05: Empty
|
|
Slot 06: Empty
|
|
Slot 07: Empty
|
|
Slot 08: Empty
|
|
Slot 09: Empty
|
|
Slot 0a: Empty
|
|
Slot 0b: Empty
|
|
Slot 0c: Memory board
|
|
Slot 0d: Empty
|
|
Slot 0e: Empty
|
|
Slot 0f: I/O board
|
|
This processor is slot 03, cpu 00.
|
|
POD 03/00> devc all
|
|
Memory size: 64 M
|
|
Bus clock frequency: 47 MHz
|
|
Virtual dip switches: 0x000014a0
|
|
Slot 0x01: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x02: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x03: Type = 0x12, Name = IP21
|
|
Rev: 3 Inventory: 0x00000012 Diag Value: 0x00000000, Enabled
|
|
CPU 0: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #0, Speed 75 MHz, Cache Size 4096 kB, Prom rev 2, Enabled
|
|
CPU 1: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #1, Speed 75 MHz, Cache Size 4096 kB, Prom rev 128, Enabled
|
|
Slot 0x04: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x05: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x06: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag alue: 0x00000000, Enabled
|
|
Slot 0x07: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x08: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x09: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x0a: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x0b: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x0c: Type = 0x31, Name = MC3
|
|
Rev: 16 Inventory: 0x00000031 Diag Value: 0x00000000, Enabled
|
|
Bank 0: IP 0, IF 0, SIMM type 1, Bloc 0x00000000
|
|
Inventory 0x01, DiagVal 0x00, Enabled
|
|
Bank 1: Not populated.
|
|
Ba( 2: Not populated.
|
|
Bank 3: Not populated.
|
|
Bank 4: Not populated.
|
|
Bank 5: Not populated.
|
|
Bank 6: Not populated.
|
|
Bank 7: Not populated.
|
|
Slot 0x0d: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x0e: Type = 0x00, Name = EMPTY
|
|
Rev: 0 Inventory: 0x00000000 Diag Value: 0x00000000, Enabled
|
|
Slot 0x0f: Type = 0x21, Name = IO4
|
|
Rev: 2 Inventory: 0x00000021 Diag Value: 0x00000000, Enabled
|
|
Windo Number: 1
|
|
PADAP 1: EPC (0x0e), Inventory 0x0e, DiagVal 0x00, VirtID 0, Enabled
|
|
PADAP 2: F (0x0f), Inventory 0x0f, DiagVal 0x00, VirtID 0, Enabled
|
|
PADAP 3: F (0x0f), Inventory 0x0f, DiagVal 0x00, VirtID 0, Enabled
|
|
PADAP 4: S1 (0x0d), Inventory 0x0d, DiagVal 0x00, VirtID 0, Enabled
|
|
PADAP 5: Not populated.
|
|
(0x00), Inventory 0x00, DiagVal 0x00, VirtID 0, Enabled
|
|
PADAP 6: Not populated.
|
|
(0x00), Inventory 0x00, DiagVal 0x00, VirtID 0, Enabled
|
|
PADAP 7: Not populated.
|
|
(0x00), Inventory 0x00, DiagVal 0x00, VirtID 0, Enabled
|
|
POD 03/00> ll
|
|
r00: 000000000000000 r01: 7620ae4c415c9866 r02: 3ca0ae4c415c9883
|
|
r03: 3ca10572620ae4c4 r04: 782b931057262091 r05: 3ca0000000000000
|
|
r06: 3ca0572620ae4c41 r07: 0000000000000000 r08: bc8d7bdb0e722a80
|
|
r09: bc92ee62e4333aa2 r10: 3c8c76c68b822588 r11: 3c8b3bea3677ceac
|
|
r12: 3c90b21642c85638 r13: 3c999ff0279cf35c r14: bc91218f32c745f8
|
|
r15: bc7310572620ba58 r16: bc8a4969db87b7c0 r17: bc97188bc7207c00
|
|
r18: 3c8f02fca960c298 r19: bc972620ae4c444c r20: 72052f69fc4b93b2
|
|
r21: ec16b04d30f41dd6 r22: 565f2ae5c68181fb r23: 9000000418000838
|
|
r24: 8dc5d117d3b55879 r25: 500c01eb6dc60e98 r26: 9000000418009810
|
|
r27: 0000000000000080 r28: 0000000000000008 r29: 81304b6d20ac3ca6
|
|
r30: 28d57747209932e1 r31: 0000000000000000 BVA: a8000000000ffff0
|
|
EPC: 0000000000000000 SR: 0000002224077c00
|
|
Cause: 0000000000000000 ( INT:-------- )
|
|
POD 03/00> dr sr
|
|
SR: 0000002224077c00
|
|
POD 03/00> dr sp
|
|
SP: a8000000000ff968
|
|
POD 03/00> sloop (dr sp)
|
|
SP: a8000000000ff6d8
|
|
SP: a8000000000ff6d8
|
|
SP: a8000000000ff6d8
|
|
SP: a8000000000ff6d8
|
|
POD 03/00>wb 9000000000090000 1
|
|
9000000000090000: 01
|
|
9000000000090001: 2
|
|
9000000000090001: 02
|
|
9000000000090002: 3
|
|
9000000000090002: 03
|
|
9000000000090003: 4
|
|
9000000000090003: 04
|
|
9000000000090004: n
|
|
db 9000000000090000 1
|
|
9000000000090000: 01
|
|
9000000000090001: 02
|
|
9000000000090002: 03
|
|
9000000000090003: 04
|
|
POD 03/00>wh 9000000000700000 2
|
|
9000000000700000: 0002
|
|
9000000000700002:
|
|
9000000000700002: 0002
|
|
9000000000700004:
|
|
900000000700004: 0002
|
|
9000000000700006:
|
|
900000000070006: 0002
|
|
9000000000700008: n
|
|
POD 03/00> dh 9000000000700000
|
|
9000000000700000: 0002
|
|
9000000000700002: 0002
|
|
9000000000700004: 0002 n
|
|
POD 03/00> ww 9000000000700080 10
|
|
9000000000700080: 00000010
|
|
9000000000700084: 20
|
|
9000000000700084: 00000020
|
|
9000000000700088: 30
|
|
9000000000700088: 00000030
|
|
900000000070008c: 40
|
|
900000000070008c: 00000040
|
|
9000000000700090: n
|
|
POD 03/00> dw 9000000000700080
|
|
9000000000700080: 0000010
|
|
9000000000700084: 00000020
|
|
9000000000700088: 00000030
|
|
900000000070008c: 00000040
|
|
9000000000700090: 00000000 n
|
|
POD 03/00> wr sr 0
|
|
POD 03/00> dr sr
|
|
SR: 0000000000000000
|
|
POD 03/00> loop 2 (dr sr)
|
|
SR: 0000000000000000
|
|
SR: 0000000000000000
|
|
POD 03/00> mem 9000000000600000 900000000060f000
|
|
Walking address... Passed!
|
|
Read/Write Test...... Passed!
|
|
Addr Pattern Test... Passed!
|
|
POD 03/00> 800000001800000: 0000000000000000
|
|
a800000001800008: 0000000000000000
|
|
a800000001800010: 0000000000000000
|
|
a800000001800018: 0000000000000000
|
|
a800000001800020: 0000000000000000
|
|
a800000001800028: 0000000000000000
|
|
POD 03/00> ds 6
|
|
a800000001900000: 0000000000000000
|
|
a800000001900008: 0000000000000000
|
|
a800000001900010: 0000000000000000
|
|
a800000001900018: 0000000000000000
|
|
a800000001900020: 0000000000000000
|
|
a800000001900028: 0000000000000000
|
|
POD 03/00> sload
|
|
Your stack must be in memory to download. Use the 'gm' command.
|
|
POD 03/00> srun
|
|
Your stack must be in memory to download. Use the 'gm' command.
|
|
POD 03/00>dc 3 0
|
|
Slot 03, Reg 00: fc2700000000000f
|
|
POD 03/00> dc 3 1
|
|
Slot 03, Reg 01: fc27000000000001
|
|
POD 03/00> dc 3 2
|
|
Slot 03, Reg 02: fc27000000000003
|
|
POD 03/00> dc 3 3
|
|
Slot 03, Reg 03: fc27000000000040
|
|
POD 03/00> dc 3 4
|
|
Slot 03, Reg 04: fc270000000c4b40
|
|
POD 03/00> wc 3 1 0x3c021fc300000001
|
|
Slot 03, Reg 01: 3c021fc300000001
|
|
POD 03/00> wc 3 2 0xfc27000000000003
|
|
Slot 03, Reg 02: fc27000000000003
|
|
POD 03/00> wc 3 3 0xfc27000000000040
|
|
Slot 03, Reg 03: fc27000000000040
|
|
POD 03/00> wc 3 4 0xfc27000000c4b40
|
|
Slo 03, Reg 04: 0fc27000000c4b40
|
|
POD 03/00> dmc 0xc
|
|
Configuration of the memory board in slot 0c
|
|
EBus Error: 00000000
|
|
Leaf Enable: 0000000f
|
|
Bank Enable: 00000001
|
|
BIST Result: 00000000
|
|
Leaf 0:
|
|
BIST = 00014000, Error = 00000000, ErrAddrHi = 00000000, ErrAddrLo = 00000000
|
|
Syndrome 0: 0000, Syndrome 1: 0000, Syndrome 2: 0000, Syndrome 3: 0000
|
|
Bank 0: Size = 00000001, Base = 00000000, IF = 00000000, IP = 00000000
|
|
Bank 1: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
|
|
Bank 2: Size = 0000007, Base = 00000000, IF = 00000000, IP = 00000000
|
|
Bank 3: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
|
|
Leaf 1:
|
|
BIST = 00000000, Error = 00000000, ErrAddrHi = 00000000, ErrAddrLo = 00000000
|
|
Syndrome 0: 0000, Syndrome 1: 0000, Syndrome 2: 0000, Syndrome 3: 0000
|
|
Bank 0: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
|
|
Bank 1: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
|
|
Bank 2: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
|
|
Bank 3: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
|
|
POD 03/00>
|
|
0xf
|
|
Configuration of the IO board in slot 0x0f
|
|
Large Window: 1, Small Window: 1
|
|
Endianness: Big Endian
|
|
Adapter Control: 0x00000002
|
|
Interrupt Vector: Level 0x00000003, Destination 0x00000040
|
|
Config status: HI: 0x0000000d, LO: 0x0f0f0e00
|
|
IBUS Error: 0x00000000
|
|
EBUS Error1: 0x00000000
|
|
EBUS Err2Hi: 0x00077000 EBUS Err2Lo: 0x00000001
|
|
|
|
POD 03/00>reset
|
|
Secondary Cache test..
|
|
Gcache TAG ADDR test for sets 0, 1, 2 PASSED
|
|
Gcache TAG DATA test for sets 0, 1, 2 PASSED
|
|
Gcache RAM DATA test for sets 0, 1, 2 PASSED
|
|
Gcache TAG ADDR test for set 3 PASSED
|
|
Gcache TAG DATA test for set 3 PASSED
|
|
Gcache RAM DATA test for set 3 PASSED
|
|
PD Cache test..
|
|
Dcache tag test pass
|
|
Building stack..
|
|
Jumping to MAIN
|
|
|
|
Welcome to Everest manufacturing mode.
|
|
Initializing master IO4...
|
|
Testing master IA chip registers (slot 0f)...
|
|
Testing map RAM in master IO4's IA chip (slot 0f)...
|
|
Testing master EPC (slot 0f, adap 01)...
|
|
Initializing EPC UART...
|
|
|
|
|
|
IP21 PROM (BE) SGI Version 2 built 12:31:33 PM May 6, 1994
|
|
-- USING SYS. CTLR. UART --
|
|
-- POD MODE ENABLED --
|
|
Initializing hardware inventory... ...done.
|
|
CPU 03/00 is bootmaster
|
|
Testing and clearing bus tags... ...passed.
|
|
Configuring memory...
|
|
Using standard interleave algorithm.
|
|
Running built-in memory test... 12
|
|
...passed.
|
|
Writing cfginfo to memory
|
|
Initializing MPCONF blocks
|
|
Checking CC Join... ...passed.
|
|
Checking EAROM... ...passed.
|
|
*** Contents of ERTOIP Registers Before Reset:
|
|
*** CPU 1:
|
|
*** Error/TimeOut Interrupt(s) Pending: 00000003 ==
|
|
DB chip Parity error DB0
|
|
DB chip Parity error DB1
|
|
|
|
Checking processor diag results...
|
|
Checking FPU... ... passed.
|
|
Enabled 64 Megabytes of main memory
|
|
Enabled 2 processors
|
|
|
|
Entering POD mode.
|
|
Reason for entering POD mode: POD mode switch set or POD key pressed.
|
|
POD 03/00>si 3 1 1
|
|
POD 03/00> flusht
|
|
POD 03/00> td 1
|
|
01/00: hi c000000000400000 lo 00000000 <PID 00000000 V c000000000404000 P 00000000 Uncached CPU>
|
|
01/01: hi c000000000200000 lo 00000000 <PID 00000000 V c000000000204000 P 00000000 Uncached CPU>
|
|
01/02: hi c000000000000000 lo 00000000 <PID 00000000 V c000000000004000 P 00000000 Uncached CPU>
|
|
POD 03/00> clear
|
|
Cleared CPU error state.
|
|
Cleared memory board 0c's error registers
|
|
Cleared memory rror state.
|
|
Cleared IO board 0f's error registers
|
|
Cleared IO error state.
|
|
POD 03/00> decode 0
|
|
00000000 decodes to slot 0x0c, leaf 0, bank 0 (A)
|
|
POD 03/00> decode 0x1fff0
|
|
0001fff0 decodes to slot 0x0c, leaf 0, bank 0 (A)
|
|
POD 03/00> decode 0x3ffffffff
|
|
3ffffffff decodes to slot 0x0c, leaf 0, bank 0 (A)
|
|
POD 03/00> walk 0x100 0x3ff0 1
|
|
Converting to uncached, unmapped addresses (9000000000000100 to 9000000000003ff0)
|
|
Test Passed.
|
|
POD 03/00>dtag 9000000001880000
|
|
virtual addr at == 9000000001880000
|
|
Tag == 000000fc
|
|
Valid bits == 00000000
|
|
POD 03/00> stag 9000000041fc3f80
|
|
|
|
|
|
physical address 9000000041fc3f80, scache index = 0x0000061f
|
|
set0 set1 set2 set3
|
|
============================================
|
|
Bus Tag 000802a0 000802b0 000802c0 000802d0
|
|
Bus State 00000000 00000000 00000000 00000000
|
|
ProcE Tag 000802a0 000802b0 000802c0 000802d0
|
|
ProcE State 00000000 00000000 00000000 00000000
|
|
ProcO Tag 000802a0 00802b0 000802c0 000802d0
|
|
ProcO State 00000000 00000000 00000000 00000000
|
|
POD 03/00>slave
|
|
Invalidating I and D Caches
|
|
Jumping to 800000041fc03888
|
|
|
|
|
|
POD 03/00> showpg
|
|
Page size: 00004000 bytes
|
|
POD 03/00> setpg 0x4000
|
|
Page size: 00004000 bytes
|
|
POD 03/00> why
|
|
Reason for entering POD mode: POD mode switch set or POD key pressed.
|
|
POD 03/00> disable 3 1
|
|
CPU 03/01 disabled.
|
|
POD 03/00> devc 3
|
|
Slot 0x03: Type = 0x12, Name = IP21
|
|
Rev: 3 Inventory: 0x00000012 Diag Value: 0x00000000, Enabled
|
|
CPU 0: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #0, Speed 75 MHz, Cache Size 4096 kB, Prom rev 2, Enabled
|
|
CPU 1: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #1, Speed 75 MHz, Cache Size 4096 kB, Prom rev 2, Disabled
|
|
POD 03/00> enable 3 1
|
|
CPU 03/01 enabled.
|
|
POD 03/00> devc 3
|
|
Slot 0x03: Type = 0x12, Name = IP21
|
|
Rev: 3 Inventory: 0x00000012 Diag Value: 0x00000000, Enabled
|
|
CPU 0: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #0, Speed 75 MHz, Cache Size 4096 kB, Prom rev 2, Enabled
|
|
CPU 1: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #1, Speed 75 MHz, Cache Size 4096 kB, Prom rev 2, Enabled
|
|
POD 03/00> fdisable 3 1
|
|
CPU 03/01 forcibly disabled.
|
|
POD 03/00> devc 3
|
|
Slot 0x03: Type = 0x12, Name = IP21
|
|
Rev: 3 Inventory: 0x00000012 Diag Value: 0x00000000, Enabled
|
|
CPU 0: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #0, Speed 75 MHz, Cache Size 4096 kB, Prom rev 2, Enabled
|
|
CPU 1: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #1, Speed 75 MHz, Cache Size 4096 kB, Prom rev 2, Disabled
|
|
POD 03/00> fenable 3 1
|
|
CPU 03/01 forcibly enabled.
|
|
POD 03/00> devc 3
|
|
Slot 0x03: Type = 0x12, Name = IP21
|
|
Rev: 3 Inventory: 0x00000012 Diag Value: 0x00000000, Enabled
|
|
CPU 0: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #0, Speed 75 MHz, Cache Size 4096 kB, Prom rev 2, Enabled
|
|
CPU 1: Inventory 0x00, DiagVal 0x00, Info 0x00
|
|
Virt. #1, Speed 75 MHz, Cache Size 4096 kB, Prom rev 2, Enabled
|
|
POD 03/00> zap
|
|
POD 03/00> dmpc 1
|
|
MPCONF entry for VPID 01 (0x9000000000003040):
|
|
Magic: ffffffffbaddeed2
|
|
EAROM cksum: 207f
|
|
Saved cksum: 207f
|
|
Phys ID: 03/01
|
|
Virt ID: 01
|
|
Launch: 00000000
|
|
Launch parm: 00000000
|
|
CPU Rev: 00001000
|
|
POD 03/00> fixcksum
|
|
EAROM checksum is 23ad
|
|
POD 03/00>gparity 0 0x1000
|
|
Starting G-cache parity test... Starting Address = a800000000000000... Ending Address = a800000000001000...
|
|
...Memory Initialized...
|
|
...Memory verified...
|
|
...done
|
|
POD 03/00>
|
|
|