mirror of
git://projects.qi-hardware.com/f32xbase.git
synced 2024-11-04 23:21:53 +02:00
de75051afa
- f32x/Makefile: added support for building for different targets (for now, just TARGET=om) - f32x/c2-drv.h: interface for C2 drivers - f32x/c2-om.c: updated title - f32x/c2-om.c: renamed all c2_* to om_* and made them "static" - f32x/c2-om.c (c2_om): driver operations - f32x/c2.c: call driver operations - f32x/c2.h: moved protocol constants to c2-drv.h
152 lines
2.7 KiB
C
152 lines
2.7 KiB
C
/*
|
|
* f32x/c2-om.c - Basic C2 messages, driver for Openmoko GTA01/GTA02+DebugV3
|
|
*
|
|
* Written 2008, 2010 by Werner Almesberger
|
|
* Copyright 2008, 2010 Werner Almesberger
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
|
|
#include <stdint.h>
|
|
#include <unistd.h>
|
|
|
|
#include "gpio.h"
|
|
#include "c2-drv.h"
|
|
|
|
|
|
/*
|
|
* SPI GPIOs are the same on 2410 and 2442, so this should work on GTA01 and
|
|
* on GTA02.
|
|
*/
|
|
|
|
#define C2CK 4, 11 /* E13 = SPI_MISO0 */
|
|
#define C2D 4, 13 /* E12 = SPI_CLK0 */
|
|
|
|
|
|
/* ----- Bit-level operations ---------------------------------------------- */
|
|
|
|
|
|
static void c2_pulse(void)
|
|
{
|
|
gpio_low(C2CK);
|
|
gpio_high(C2CK);
|
|
}
|
|
|
|
|
|
static void c2_send(uint32_t value, int bits)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i != bits; i++) {
|
|
gpio_set(C2D, (value >> i) & 1);
|
|
c2_pulse();
|
|
}
|
|
}
|
|
|
|
|
|
static uint32_t c2_recv(int bits)
|
|
{
|
|
uint32_t v = 0;
|
|
int i;
|
|
|
|
for (i = 0; i != bits; i++) {
|
|
v |= gpio_get(C2D) << i;
|
|
c2_pulse();
|
|
}
|
|
return v;
|
|
}
|
|
|
|
|
|
/* ----- C2 Register read/write -------------------------------------------- */
|
|
|
|
|
|
static void om_addr_write(uint8_t addr)
|
|
{
|
|
c2_pulse();
|
|
gpio_output(C2D);
|
|
c2_send(C2_ADDR_WRITE, 2);
|
|
c2_send(addr, 8);
|
|
gpio_input(C2D);
|
|
c2_pulse();
|
|
}
|
|
|
|
|
|
static uint8_t om_addr_read(void)
|
|
{
|
|
c2_pulse();
|
|
gpio_output(C2D);
|
|
c2_send(C2_ADDR_READ, 2);
|
|
gpio_input(C2D);
|
|
c2_pulse();
|
|
return c2_recv(8);
|
|
}
|
|
|
|
|
|
static void om_data_write(uint32_t data, int bytes)
|
|
{
|
|
c2_pulse();
|
|
gpio_output(C2D);
|
|
c2_send(C2_DATA_WRITE, 2);
|
|
c2_send(bytes-1, 2);
|
|
c2_send(data, 8*bytes);
|
|
gpio_input(C2D);
|
|
c2_pulse();
|
|
while (!c2_recv(1));
|
|
}
|
|
|
|
|
|
static uint32_t om_data_read(int bytes)
|
|
{
|
|
c2_pulse();
|
|
gpio_output(C2D);
|
|
c2_send(C2_DATA_READ, 2);
|
|
c2_send(bytes-1, 2);
|
|
gpio_input(C2D);
|
|
c2_pulse();
|
|
while (!c2_recv(1));
|
|
return c2_recv(8*bytes);
|
|
}
|
|
|
|
|
|
/* ----- C2 initialization ------------------------------------------------- */
|
|
|
|
|
|
static void om_init(void)
|
|
{
|
|
gpio_init();
|
|
gpio_input(C2D);
|
|
gpio_output(C2CK);
|
|
gpio_low(C2CK);
|
|
usleep(20);
|
|
gpio_high(C2CK);
|
|
usleep(2);
|
|
}
|
|
|
|
|
|
static void om_reset(void)
|
|
{
|
|
gpio_input(C2D);
|
|
gpio_low(C2CK);
|
|
usleep(20);
|
|
// gpio_input(C2CK);
|
|
gpio_output(C2CK);
|
|
gpio_high(C2CK);
|
|
}
|
|
|
|
|
|
/* ----- Operations -------------------------------------------------------- */
|
|
|
|
|
|
struct c2_ops c2_om = {
|
|
.init = om_init,
|
|
.reset = om_reset,
|
|
.addr_write = om_addr_write,
|
|
.addr_read = om_addr_read,
|
|
.data_write = om_data_write,
|
|
.data_read = om_data_read,
|
|
};
|