1
0
mirror of git://projects.qi-hardware.com/iris.git synced 2025-04-21 12:27:27 +03:00

make things work again

This commit is contained in:
Bas Wijnen
2015-11-19 01:06:57 -05:00
parent 2d803d5650
commit 10ea4a0725
8 changed files with 26 additions and 25 deletions

View File

@@ -27,7 +27,7 @@ asm volatile (".section .rodata\n"
".globl stage1\n"
".globl stage1_end\n"
"stage1:\n"
".incbin \"mips/nanonote/sdram-setup.raw\"\n"
".incbin \"mips/nanonote/stage1.raw\"\n"
"stage1_end:\n"
".section .text")
extern char stage1[1]

View File

@@ -7,24 +7,17 @@ MEMORY
SECTIONS
{
. = ALIGN(4);
/* Start with the part containing the interrupt and exception code. */
.text : { mips/board/mips_board_stage1_elf-stage1.o(.text*) } > ram
.text : { *(.text*) } > ram
. = ALIGN(4);
.rodata : { *(.rodata*) *(.note*) } > ram
. = ALIGN(4);
.sdata : { *(.sdata*) } > ram
. = ALIGN(4);
.data : { *(.data*) *(.scommon*) *(.reginfo*) } > ram
_gp = ABSOLUTE(.); /* Base of small data */
_gp = ABSOLUTE(.);
.got : { *(.got*) } > ram
. = ALIGN(4);
.sbss : { *(.sbss*) } > ram
.bss : { *(.bss*) } > ram
. = ALIGN (4);
}