Removing battery circuit
Adding UMP1: 5V voltage regulator, allowing Input voltages up to 13V
Adding USB - DC jack switching circuit:
When USB cable is plugged in:
USWAA PIN1 = 0V, USWBB PIN2 = 0V, VGate Q2 = 0, VGS Q2 = -USB_5V => Q2 ON VBAT= USB_5V
When DC WALL ADAPTER is pugged in:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 0V ???, => Q2 OFF, VBAT = UMP1 out.
if plugg USB cable and DC wall adapter:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 5V ???, => Q2 OFF, VBAT = UMP1 out.
USB_5V & VBAT are isolated
2010-10-10 01:37:54 +03:00
|
|
|
EESchema Schematic File Version 2 date Sat 09 Oct 2010 05:31:44 PM COT
|
2010-10-02 22:18:17 +03:00
|
|
|
LIBS:power
|
|
|
|
|
LIBS:header_40
|
|
|
|
|
LIBS:device
|
|
|
|
|
LIBS:conn
|
|
|
|
|
LIBS:linear
|
|
|
|
|
LIBS:regul
|
|
|
|
|
LIBS:74xx
|
|
|
|
|
LIBS:cmos4000
|
|
|
|
|
LIBS:adc-dac
|
|
|
|
|
LIBS:memory
|
|
|
|
|
LIBS:xilinx
|
|
|
|
|
LIBS:special
|
|
|
|
|
LIBS:microcontrollers
|
|
|
|
|
LIBS:dsp
|
|
|
|
|
LIBS:microchip
|
|
|
|
|
LIBS:analog_switches
|
|
|
|
|
LIBS:motorola
|
|
|
|
|
LIBS:texas
|
|
|
|
|
LIBS:intel
|
|
|
|
|
LIBS:audio
|
|
|
|
|
LIBS:interface
|
|
|
|
|
LIBS:digital-audio
|
|
|
|
|
LIBS:philips
|
|
|
|
|
LIBS:display
|
|
|
|
|
LIBS:cypress
|
|
|
|
|
LIBS:siliconi
|
|
|
|
|
LIBS:contrib
|
|
|
|
|
LIBS:valves
|
|
|
|
|
LIBS:x25x64mb
|
2010-10-05 14:49:18 +03:00
|
|
|
LIBS:mcp3008
|
Removing battery circuit
Adding UMP1: 5V voltage regulator, allowing Input voltages up to 13V
Adding USB - DC jack switching circuit:
When USB cable is plugged in:
USWAA PIN1 = 0V, USWBB PIN2 = 0V, VGate Q2 = 0, VGS Q2 = -USB_5V => Q2 ON VBAT= USB_5V
When DC WALL ADAPTER is pugged in:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 0V ???, => Q2 OFF, VBAT = UMP1 out.
if plugg USB cable and DC wall adapter:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 5V ???, => Q2 OFF, VBAT = UMP1 out.
USB_5V & VBAT are isolated
2010-10-10 01:37:54 +03:00
|
|
|
LIBS:o_analog
|
|
|
|
|
LIBS:tm2301n
|
|
|
|
|
LIBS:tl780-05ckttr
|
2010-10-02 22:18:17 +03:00
|
|
|
LIBS:SAKC-cache
|
2010-05-10 20:21:18 +03:00
|
|
|
EELAYER 24 0
|
|
|
|
|
EELAYER END
|
|
|
|
|
$Descr A4 11700 8267
|
|
|
|
|
Sheet 1 9
|
|
|
|
|
Title ""
|
Removing battery circuit
Adding UMP1: 5V voltage regulator, allowing Input voltages up to 13V
Adding USB - DC jack switching circuit:
When USB cable is plugged in:
USWAA PIN1 = 0V, USWBB PIN2 = 0V, VGate Q2 = 0, VGS Q2 = -USB_5V => Q2 ON VBAT= USB_5V
When DC WALL ADAPTER is pugged in:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 0V ???, => Q2 OFF, VBAT = UMP1 out.
if plugg USB cable and DC wall adapter:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 5V ???, => Q2 OFF, VBAT = UMP1 out.
USB_5V & VBAT are isolated
2010-10-10 01:37:54 +03:00
|
|
|
Date "9 oct 2010"
|
2010-05-10 20:21:18 +03:00
|
|
|
Rev ""
|
|
|
|
|
Comp ""
|
|
|
|
|
Comment1 ""
|
|
|
|
|
Comment2 ""
|
|
|
|
|
Comment3 ""
|
|
|
|
|
Comment4 ""
|
|
|
|
|
$EndDescr
|
Removing battery circuit
Adding UMP1: 5V voltage regulator, allowing Input voltages up to 13V
Adding USB - DC jack switching circuit:
When USB cable is plugged in:
USWAA PIN1 = 0V, USWBB PIN2 = 0V, VGate Q2 = 0, VGS Q2 = -USB_5V => Q2 ON VBAT= USB_5V
When DC WALL ADAPTER is pugged in:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 0V ???, => Q2 OFF, VBAT = UMP1 out.
if plugg USB cable and DC wall adapter:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 5V ???, => Q2 OFF, VBAT = UMP1 out.
USB_5V & VBAT are isolated
2010-10-10 01:37:54 +03:00
|
|
|
Text GLabel 7360 4020 2 20 BiDi ~ 0
|
|
|
|
|
USB_5V
|
|
|
|
|
Text GLabel 7030 3710 2 20 BiDi ~ 0
|
|
|
|
|
USB_5V
|
|
|
|
|
$Sheet
|
|
|
|
|
S 6530 3510 500 230
|
|
|
|
|
U 4B8F601F
|
|
|
|
|
F0 "UART_USB_I2C" 20
|
|
|
|
|
F1 "UART_USB_I2C.sch" 20
|
|
|
|
|
F2 "DP0" B L 6530 3540 20
|
|
|
|
|
F3 "DM0" B L 6530 3570 20
|
|
|
|
|
F4 "SDA" B L 6530 3600 20
|
|
|
|
|
F5 "SCK" B L 6530 3630 20
|
|
|
|
|
F6 "RXD" B L 6530 3660 20
|
|
|
|
|
F7 "TXD" B L 6530 3690 20
|
|
|
|
|
F8 "3.3V" B R 7030 3660 20
|
|
|
|
|
F9 "GND" B R 7030 3610 20
|
|
|
|
|
F10 "RXDF" B R 7030 3570 20
|
|
|
|
|
F11 "TXDF" B R 7030 3540 20
|
|
|
|
|
F12 "USB_5V" B R 7030 3710 20
|
|
|
|
|
$EndSheet
|
2010-10-02 20:05:51 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6420 2910 6190 2910
|
2010-10-02 20:05:51 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
2150 2790 2190 2790
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
2150 2840 2190 2840
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3820 3000 3690 3000
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
7160 3540 7030 3540
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
2690 2720 3190 2720
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
2690 2660 3190 2660
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3190 2600 2690 2600
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4310 4100 3990 4100
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4310 4040 3990 4040
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4310 3980 3990 3980
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4310 3560 4030 3560
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4310 3500 4030 3500
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4310 3440 4030 3440
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4310 2930 3690 2930
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4310 2870 3690 2870
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 3690 6190 3690
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 3630 6190 3630
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 3570 6530 3570
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 3240 6530 3240
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 3180 6530 3180
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 3120 6530 3120
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 3060 6530 3060
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 3000 6530 3000
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 2940 6530 2940
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 2880 6530 2880
|
|
|
|
|
Wire Wire Line
|
|
|
|
|
6190 2820 6530 2820
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3490 3910 2920 3910
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
2920 3910 2920 2890
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
2920 2890 3190 2890
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 2640 6190 2640
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3690 2660 4310 2660
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
|
|
|
|
3690 2630 4310 2630
|
|
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4030 3380 4310 3380
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 2670 6190 2670
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3490 3880 2740 3880
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
2740 3880 2740 2820
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Bus Line
|
2010-10-05 17:53:32 +03:00
|
|
|
2740 2820 2690 2820
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 2790 6190 2790
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 2850 6190 2850
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 2970 6190 2970
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 3030 6190 3030
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 3090 6190 3090
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 3150 6190 3150
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 3210 6190 3210
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6530 3540 6190 3540
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 3600 6530 3600
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
6190 3660 6530 3660
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3690 2840 4310 2840
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3690 2900 4310 2900
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4030 3410 4310 3410
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4030 3470 4310 3470
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
4030 3530 4310 3530
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3990 3950 4310 3950
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3990 4010 4310 4010
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3990 4070 4310 4070
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3990 4130 4310 4130
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
2690 2630 3190 2630
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3190 2690 2690 2690
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3190 2750 2690 2750
|
2010-05-10 20:21:18 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3690 2960 4310 2960
|
2010-10-02 20:05:51 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
7030 3570 7160 3570
|
2010-10-02 20:05:51 +03:00
|
|
|
Wire Wire Line
|
2010-10-05 17:53:32 +03:00
|
|
|
3820 3030 3690 3030
|
|
|
|
|
Wire Wire Line
|
|
|
|
|
4020 2810 3690 2810
|
|
|
|
|
Text GLabel 2150 2790 0 20 BiDi ~ 0
|
|
|
|
|
GND
|
|
|
|
|
Text GLabel 6530 2700 0 20 BiDi ~ 0
|
|
|
|
|
WE1_N
|
|
|
|
|
Text Label 7060 3570 0 20 ~ 0
|
|
|
|
|
RXDF
|
|
|
|
|
Text Label 7050 3540 0 20 ~ 0
|
|
|
|
|
TXDF
|
|
|
|
|
Text Label 3720 3030 0 20 ~ 0
|
|
|
|
|
TXDF
|
|
|
|
|
Text Label 3720 3000 0 20 ~ 0
|
|
|
|
|
RXDF
|
2010-05-10 20:21:18 +03:00
|
|
|
Text GLabel 6860 4050 0 20 BiDi ~ 0
|
|
|
|
|
VRTC
|
|
|
|
|
$Sheet
|
|
|
|
|
S 6860 3850 500 250
|
|
|
|
|
U 4B8F6097
|
|
|
|
|
F0 "POWER_SUPPLY" 20
|
|
|
|
|
F1 "POWER_SUPPLY.sch" 20
|
Removing battery circuit
Adding UMP1: 5V voltage regulator, allowing Input voltages up to 13V
Adding USB - DC jack switching circuit:
When USB cable is plugged in:
USWAA PIN1 = 0V, USWBB PIN2 = 0V, VGate Q2 = 0, VGS Q2 = -USB_5V => Q2 ON VBAT= USB_5V
When DC WALL ADAPTER is pugged in:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 0V ???, => Q2 OFF, VBAT = UMP1 out.
if plugg USB cable and DC wall adapter:
USWAA PIN1 = 5V, USWBB PIN2 = 5V, VGate Q2 = 5V, VGS Q2 = 5V ???, => Q2 OFF, VBAT = UMP1 out.
USB_5V & VBAT are isolated
2010-10-10 01:37:54 +03:00
|
|
|
F2 "2V5" B R 7360 3920 20
|
|
|
|
|
F3 "2.5V" B L 6860 3920 20
|
|
|
|
|
F4 "1V2" B R 7360 3970 20
|
|
|
|
|
F5 "1.2V" B L 6860 4000 20
|
|
|
|
|
F6 "1.8V" B L 6860 3960 20
|
|
|
|
|
F7 "3V3" B R 7360 3870 20
|
|
|
|
|
F8 "3.3V" B L 6860 3880 20
|
|
|
|
|
F9 "GND" B R 7360 4070 20
|
|
|
|
|
F10 "VRTC" B L 6860 4050 20
|
|
|
|
|
F11 "USB_5V" B R 7360 4020 20
|
2010-05-10 20:21:18 +03:00
|
|
|
$EndSheet
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 7360 4070 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
GND
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 7030 3610 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
GND
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 7030 3190 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
GND
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 3490 4110 0 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
GND
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 3530 3500 0 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
GND
|
|
|
|
|
Text GLabel 3190 2950 0 20 BiDi ~ 0
|
|
|
|
|
GND
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 6190 3770 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
GND
|
|
|
|
|
Text Label 6310 2910 0 20 ~ 0
|
|
|
|
|
CS2_N
|
|
|
|
|
Text Label 3910 2810 0 20 ~ 0
|
|
|
|
|
CS2_N
|
|
|
|
|
Text GLabel 6530 2760 0 20 BiDi ~ 0
|
|
|
|
|
RDWR_N
|
|
|
|
|
$Sheet
|
|
|
|
|
S 4310 2480 1880 1750
|
|
|
|
|
U 4B8F65CC
|
|
|
|
|
F0 "CPU" 60
|
|
|
|
|
F1 "CPU.sch" 60
|
|
|
|
|
F2 "D[0..15]" B L 4310 2660 20
|
|
|
|
|
F3 "TCK_F" B L 4310 2870 20
|
|
|
|
|
F4 "NF_ALE" B R 6190 2850 20
|
|
|
|
|
F5 "NF_CLE" B R 6190 2880 20
|
|
|
|
|
F6 "FWE_N" B R 6190 2820 20
|
|
|
|
|
F7 "FRE_N" B R 6190 2970 20
|
|
|
|
|
F8 "FRB_N" B R 6190 3000 20
|
|
|
|
|
F9 "SD_CD_N" B R 6190 3150 20
|
|
|
|
|
F10 "CS2_N" B R 6190 2910 20
|
|
|
|
|
F11 "CS1_N" B R 6190 2940 20
|
|
|
|
|
F12 "RXD" B R 6190 3660 20
|
|
|
|
|
F13 "TXD" B R 6190 3690 20
|
|
|
|
|
F14 "MSC_D0" B R 6190 3240 20
|
|
|
|
|
F15 "DM0" B R 6190 3570 20
|
|
|
|
|
F16 "DP0" B R 6190 3540 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F17 "WE1_N" B L 4310 2700 20
|
2010-05-10 20:21:18 +03:00
|
|
|
F18 "TDI_F" B L 4310 2840 20
|
|
|
|
|
F19 "TMS_F" B L 4310 2930 20
|
|
|
|
|
F20 "TDO_F" B L 4310 2900 20
|
|
|
|
|
F21 "SCK" B R 6190 3630 20
|
|
|
|
|
F22 "SDA" B R 6190 3600 20
|
|
|
|
|
F23 "MSC_CLK" B R 6190 3210 20
|
|
|
|
|
F24 "MSC_CMD" B R 6190 3180 20
|
|
|
|
|
F25 "ADIN0" B L 4310 4070 20
|
|
|
|
|
F26 "ADIN1" B L 4310 4040 20
|
|
|
|
|
F27 "R-HPO" B L 4310 4100 20
|
|
|
|
|
F28 "L-HPO" B L 4310 4010 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F29 "VRTC" B R 6190 3820 20
|
|
|
|
|
F30 "VDDIO" B R 6190 3870 20
|
|
|
|
|
F31 "VDDPLL" B R 6190 3920 20
|
|
|
|
|
F32 "VDDHP" B R 6190 3970 20
|
|
|
|
|
F33 "VDDUSB" B R 6190 4020 20
|
|
|
|
|
F34 "VDDADC" B R 6190 4070 20
|
|
|
|
|
F35 "VDDCORE" B R 6190 4120 20
|
2010-05-10 20:21:18 +03:00
|
|
|
F36 "A[0..14]" B L 4310 2630 20
|
|
|
|
|
F37 "CKE" B R 6190 2790 20
|
|
|
|
|
F38 "CK0" B R 6190 3120 20
|
|
|
|
|
F39 "WE0_N" B L 4310 2750 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F40 "RDWR_N" B L 4310 2800 20
|
2010-05-10 20:21:18 +03:00
|
|
|
F41 "CAS_N" B R 6190 3030 20
|
|
|
|
|
F42 "RAS_N" B R 6190 3060 20
|
|
|
|
|
F43 "DCS0_N" B R 6190 3090 20
|
|
|
|
|
F44 "LCD_CLK" B L 4310 3410 20
|
|
|
|
|
F45 "LCD_D[0..17]" B L 4310 3380 20
|
|
|
|
|
F46 "LCD_DE" B L 4310 3500 20
|
|
|
|
|
F47 "LCD_HSYNC" B L 4310 3470 20
|
|
|
|
|
F48 "LCD_VSYNC" B L 4310 3440 20
|
|
|
|
|
F49 "LCD_SDA" B L 4310 3560 20
|
|
|
|
|
F50 "LCD_SCL" B L 4310 3530 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F51 "LCD_CS" B L 4310 3330 20
|
2010-05-10 20:21:18 +03:00
|
|
|
F52 "LCD_RST" B L 4310 3280 20
|
|
|
|
|
F53 "MICIN" B L 4310 3950 20
|
|
|
|
|
F54 "R-LINEIN" B L 4310 3980 20
|
|
|
|
|
F55 "L-LINEIN" B L 4310 4130 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F56 "1.8V" B R 6190 4210 20
|
|
|
|
|
F57 "3.3V" B R 6190 4170 20
|
2010-05-10 20:21:18 +03:00
|
|
|
F58 "A[0..14]" B R 6190 2640 20
|
|
|
|
|
F59 "D[0..15]" B R 6190 2670 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F60 "GND" B R 6190 3770 20
|
2010-05-10 20:21:18 +03:00
|
|
|
F61 "IRQ_F" B L 4310 2960 20
|
|
|
|
|
$EndSheet
|
|
|
|
|
$Sheet
|
2010-10-05 17:53:32 +03:00
|
|
|
S 2190 2580 500 320
|
2010-05-10 20:21:18 +03:00
|
|
|
U 4B8F5F86
|
|
|
|
|
F0 "AD_CONVERTER" 20
|
|
|
|
|
F1 "D_CONVERTER.sch" 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F2 "ANALOG[0..7]" B R 2690 2820 20
|
|
|
|
|
F3 "AN_GND" B R 2690 2780 20
|
|
|
|
|
F4 "ADC_CS" B R 2690 2630 20
|
|
|
|
|
F5 "ADC_SCLK" B R 2690 2720 20
|
|
|
|
|
F6 "ADC_SDIN" B R 2690 2690 20
|
|
|
|
|
F7 "ADC_SDOUT" B R 2690 2660 20
|
|
|
|
|
F8 "SFLASH_CS" B R 2690 2600 20
|
|
|
|
|
F9 "SRAM_CS" B R 2690 2750 20
|
|
|
|
|
F10 "3V3" B L 2190 2840 20
|
|
|
|
|
F11 "GND" B L 2190 2790 20
|
2010-05-10 20:21:18 +03:00
|
|
|
$EndSheet
|
|
|
|
|
$Sheet
|
|
|
|
|
S 6530 2610 500 670
|
|
|
|
|
U 4B8F5CEF
|
|
|
|
|
F0 "MEMORY" 20
|
|
|
|
|
F1 "MEMORY.sch" 20
|
|
|
|
|
F2 "D[0..15]" B L 6530 2670 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F3 "WE0_N" B L 6530 2730 20
|
|
|
|
|
F4 "RDWR_N" B L 6530 2760 20
|
|
|
|
|
F5 "CKE" B L 6530 2790 20
|
|
|
|
|
F6 "FWE_N" B L 6530 2820 20
|
|
|
|
|
F7 "NF_ALE" B L 6530 2850 20
|
|
|
|
|
F8 "NF_CLE" B L 6530 2880 20
|
|
|
|
|
F9 "CS1_N" B L 6530 2940 20
|
|
|
|
|
F10 "FRE_N" B L 6530 2970 20
|
|
|
|
|
F11 "FRB_N" B L 6530 3000 20
|
|
|
|
|
F12 "A[0..14]" B L 6530 2640 20
|
|
|
|
|
F13 "CAS_N" B L 6530 3030 20
|
|
|
|
|
F14 "RAS_N" B L 6530 3060 20
|
|
|
|
|
F15 "DCS0_N" B L 6530 3090 20
|
|
|
|
|
F16 "CK0" B L 6530 3120 20
|
|
|
|
|
F17 "3.3V" B R 7030 3240 20
|
|
|
|
|
F18 "SD_CD_N" B L 6530 3150 20
|
|
|
|
|
F19 "MSC_CMD" B L 6530 3180 20
|
|
|
|
|
F20 "MSC_CLK" B L 6530 3210 20
|
|
|
|
|
F21 "MSC_D0" B L 6530 3240 20
|
|
|
|
|
F22 "GND" B R 7030 3190 20
|
|
|
|
|
F23 "WE1_N" B L 6530 2700 20
|
2010-05-10 20:21:18 +03:00
|
|
|
$EndSheet
|
|
|
|
|
$Sheet
|
|
|
|
|
S 3490 3840 500 360
|
|
|
|
|
U 4B8F5BC1
|
|
|
|
|
F0 "CONNECTORS" 20
|
|
|
|
|
F1 "CONNECTORS.sch" 20
|
|
|
|
|
F2 "ANALOG[0..7]" B L 3490 3880 20
|
|
|
|
|
F3 "DIG[0..23]" B L 3490 3910 20
|
|
|
|
|
F4 "3.3V" B L 3490 4160 20
|
|
|
|
|
F5 "MICIN" B R 3990 3950 20
|
|
|
|
|
F6 "R-LINEIN" B R 3990 3980 20
|
|
|
|
|
F7 "L-HPO" B R 3990 4010 20
|
|
|
|
|
F8 "ADIN1" B R 3990 4040 20
|
|
|
|
|
F9 "ADIN0" B R 3990 4070 20
|
|
|
|
|
F10 "R-HPO" B R 3990 4100 20
|
|
|
|
|
F11 "L-LINEIN" B R 3990 4130 20
|
|
|
|
|
F12 "AN_GND" B R 3990 4160 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F13 "GND" B L 3490 4110 20
|
2010-05-10 20:21:18 +03:00
|
|
|
$EndSheet
|
|
|
|
|
Text GLabel 3690 2690 2 20 BiDi ~ 0
|
|
|
|
|
OSC_XM
|
|
|
|
|
$Sheet
|
2010-10-02 20:05:51 +03:00
|
|
|
S 3190 2570 500 480
|
2010-05-10 20:21:18 +03:00
|
|
|
U 4B8F57B1
|
|
|
|
|
F0 "FPGA" 20
|
|
|
|
|
F1 "FPGA.sch" 20
|
|
|
|
|
F2 "DIG[0..23]" B L 3190 2890 20
|
|
|
|
|
F3 "A[0..14]" B R 3690 2630 20
|
|
|
|
|
F4 "D[0..7]" B R 3690 2660 20
|
|
|
|
|
F5 "OSC_XM" B R 3690 2690 20
|
|
|
|
|
F6 "3V3" B L 3190 2780 20
|
|
|
|
|
F7 "2V5" B L 3190 2810 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F8 "1V2" B L 3190 2860 20
|
|
|
|
|
F9 "WE0_N" B R 3690 2740 20
|
|
|
|
|
F10 "RDWR_N" B R 3690 2780 20
|
|
|
|
|
F11 "CS2_N" B R 3690 2810 20
|
|
|
|
|
F12 "TDI_F" B R 3690 2840 20
|
|
|
|
|
F13 "TCK_F" B R 3690 2870 20
|
|
|
|
|
F14 "TDO_F" B R 3690 2900 20
|
|
|
|
|
F15 "TMS_F" B R 3690 2930 20
|
|
|
|
|
F16 "ADC_SDOUT" B L 3190 2660 20
|
|
|
|
|
F17 "ADC_SDIN" B L 3190 2690 20
|
|
|
|
|
F18 "ADC_SCLK" B L 3190 2720 20
|
|
|
|
|
F19 "GND" B L 3190 2950 20
|
|
|
|
|
F20 "IRQ_F" B R 3690 2960 20
|
|
|
|
|
F21 "RXDF" B R 3690 3000 20
|
|
|
|
|
F22 "TXDF" B R 3690 3030 20
|
|
|
|
|
F23 "SFLASH_CS" B L 3190 2600 20
|
|
|
|
|
F24 "ADC_CS" B L 3190 2630 20
|
|
|
|
|
F25 "SRAM_CS" B L 3190 2750 20
|
2010-05-10 20:21:18 +03:00
|
|
|
$EndSheet
|
|
|
|
|
Text GLabel 4310 3280 0 20 BiDi ~ 0
|
|
|
|
|
LCD_RST
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 4310 3330 0 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
LCD_CS
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 6190 4120 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
VDDCORE
|
|
|
|
|
Text GLabel 6190 4070 2 20 BiDi ~ 0
|
2010-10-05 17:53:32 +03:00
|
|
|
VDDADC
|
|
|
|
|
Text GLabel 6190 4020 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
VDDUSB
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 6190 3970 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
VDDHP
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 6190 3920 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
VDDPLL
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 6190 3870 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
VDDIO
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 6190 3820 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
VRTC
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 4310 2700 0 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
WE1_N
|
|
|
|
|
Text GLabel 4310 2750 0 20 BiDi ~ 0
|
|
|
|
|
WE0_N
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 4310 2800 0 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
RDWR_N
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 6180 4210 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
1.8V
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 6190 4170 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
3.3V
|
|
|
|
|
Text GLabel 3530 3550 0 20 BiDi ~ 0
|
|
|
|
|
3.3V
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 7360 3920 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
2V5
|
|
|
|
|
Text GLabel 6860 3920 0 20 BiDi ~ 0
|
|
|
|
|
2.5V
|
|
|
|
|
Text GLabel 6860 4000 0 20 BiDi ~ 0
|
|
|
|
|
1.2V
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 7360 3970 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
1V2
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 7360 3870 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
3V3
|
|
|
|
|
Text GLabel 6860 3880 0 20 BiDi ~ 0
|
|
|
|
|
3.3V
|
|
|
|
|
Text GLabel 6860 3960 0 20 BiDi ~ 0
|
|
|
|
|
1.8V
|
|
|
|
|
Text GLabel 3990 4160 2 20 BiDi ~ 0
|
|
|
|
|
AN_GND
|
|
|
|
|
Text GLabel 3490 4160 0 20 BiDi ~ 0
|
|
|
|
|
3.3V
|
|
|
|
|
Text GLabel 7030 3660 2 20 BiDi ~ 0
|
|
|
|
|
3.3V
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 2690 2780 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
AN_GND
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 2150 2840 0 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
3.3V
|
|
|
|
|
Text GLabel 7030 3240 2 20 BiDi ~ 0
|
|
|
|
|
3.3V
|
|
|
|
|
Text GLabel 6530 2730 0 20 BiDi ~ 0
|
|
|
|
|
WE0_N
|
|
|
|
|
Text GLabel 3690 2780 2 20 BiDi ~ 0
|
|
|
|
|
RDWR_N
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 3690 2740 2 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
WE0_N
|
2010-10-05 17:53:32 +03:00
|
|
|
Text GLabel 3190 2860 0 20 BiDi ~ 0
|
2010-05-10 20:21:18 +03:00
|
|
|
1V2
|
|
|
|
|
Text GLabel 3190 2810 0 20 BiDi ~ 0
|
|
|
|
|
2V5
|
|
|
|
|
Text GLabel 3190 2780 0 20 BiDi ~ 0
|
|
|
|
|
3V3
|
|
|
|
|
$Sheet
|
|
|
|
|
S 3530 3330 500 270
|
|
|
|
|
U 4B782FB9
|
|
|
|
|
F0 "LCD" 30
|
|
|
|
|
F1 "LCD.sch" 30
|
|
|
|
|
F2 "3.3V" B L 3530 3550 20
|
|
|
|
|
F3 "LCD_CLK" B R 4030 3410 20
|
|
|
|
|
F4 "LCD_VSYNC" B R 4030 3440 20
|
|
|
|
|
F5 "LCD_HSYNC" B R 4030 3470 20
|
|
|
|
|
F6 "LCD_DE" B R 4030 3500 20
|
|
|
|
|
F7 "LCD_SCL" B R 4030 3530 20
|
|
|
|
|
F8 "LCD_SDA" B R 4030 3560 20
|
|
|
|
|
F9 "LCD_D[0..7]" B R 4030 3380 20
|
2010-10-05 17:53:32 +03:00
|
|
|
F10 "GND" B L 3530 3500 20
|
2010-05-10 20:21:18 +03:00
|
|
|
$EndSheet
|
|
|
|
|
$EndSCHEMATC
|
