1
0
mirror of git://projects.qi-hardware.com/nn-usb-fpga.git synced 2025-01-21 03:11:07 +02:00

Adding modelsim simulation files

This commit is contained in:
Carlos Camargo 2010-05-10 15:09:13 -05:00
parent fa1b48e1c2
commit 23184f39dd
4 changed files with 150 additions and 0 deletions

View File

@ -0,0 +1,58 @@
// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/glbl.v,v 1.11.156.1 2007/03/09 18:12:55 patrickp Exp $
`timescale 1 ps / 1 ps
module glbl ();
parameter ROC_WIDTH = 100000;
parameter TOC_WIDTH = 0;
wire GSR;
wire GTS;
wire PRLD;
reg GSR_int;
reg GTS_int;
reg PRLD_int;
//-------- JTAG Globals --------------
wire JTAG_TDO_GLBL;
wire JTAG_TCK_GLBL;
wire JTAG_TDI_GLBL;
wire JTAG_TMS_GLBL;
wire JTAG_TRST_GLBL;
reg JTAG_CAPTURE_GLBL;
reg JTAG_RESET_GLBL;
reg JTAG_SHIFT_GLBL;
reg JTAG_UPDATE_GLBL;
reg JTAG_SEL1_GLBL = 0;
reg JTAG_SEL2_GLBL = 0 ;
reg JTAG_SEL3_GLBL = 0;
reg JTAG_SEL4_GLBL = 0;
reg JTAG_USER_TDO1_GLBL = 1'bz;
reg JTAG_USER_TDO2_GLBL = 1'bz;
reg JTAG_USER_TDO3_GLBL = 1'bz;
reg JTAG_USER_TDO4_GLBL = 1'bz;
assign (weak1, weak0) GSR = GSR_int;
assign (weak1, weak0) GTS = GTS_int;
assign (weak1, weak0) PRLD = PRLD_int;
initial begin
GSR_int = 1'b1;
PRLD_int = 1'b1;
#(ROC_WIDTH)
GSR_int = 1'b0;
PRLD_int = 1'b0;
end
initial begin
GTS_int = 1'b1;
#(TOC_WIDTH)
GTS_int = 1'b0;
end
endmodule

View File

@ -0,0 +1,28 @@
vlib work
vmap work
vcom -93 -work work ../mlite_pack.vhd
vcom -93 -work work ../plasma.vhd
vcom -93 -work work ../alu.vhd
vcom -93 -work work ../control.vhd
vcom -93 -work work ../mem_ctrl.vhd
vcom -93 -work work ../mult.vhd
vcom -93 -work work ../shifter.vhd
vcom -93 -work work ../bus_mux.vhd
vcom -93 -work work ../ddr_ctrl.vhd
vcom -93 -work work ../mlite_cpu.vhd
vcom -93 -work work ../pc_next.vhd
vcom -93 -work work ../cache.vhd
vcom -93 -work work ../pipeline.vhd
vcom -93 -work work ../reg_bank.vhd
vcom -93 -work work ../uart.vhd
vcom -93 -work work ../ram_image.vhd
vcom -93 -work work ../plasma_TB.vhd
vsim -t 1ps tbench
view wave
#add wave *
do wave.do
view structure
view signals
run 1ms

View File

@ -0,0 +1,36 @@
onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Logic /tbench/clk
add wave -noupdate -format Logic /tbench/reset
add wave -noupdate -format Logic /tbench/interrupt
add wave -noupdate -format Logic /tbench/mem_write
add wave -noupdate -format Literal -radix hexadecimal /tbench/data_read
add wave -noupdate -format Logic /tbench/pause1
add wave -noupdate -format Logic /tbench/pause2
add wave -noupdate -format Logic /tbench/pause
add wave -noupdate -format Logic /tbench/u1_plasma/enable_misc
add wave -noupdate -format Logic /tbench/u1_plasma/enable_uart
add wave -noupdate -format Logic /tbench/uart_write
add wave -noupdate -format Literal -radix hexadecimal /tbench/u1_plasma/cpu_data_w
add wave -noupdate -format Literal -radix hexadecimal /tbench/u1_plasma/cpu_data_r
add wave -noupdate -format Literal -radix hexadecimal /tbench/u1_plasma/address_next
add wave -noupdate -format Literal /tbench/gpioa_in
add wave -noupdate -format Logic /tbench/u1_plasma/write_enable
add wave -noupdate -format Literal /tbench/u1_plasma/cpu_byte_we
add wave -noupdate -format Literal -expand /tbench/u1_plasma/byte_we_next
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {75144797 ps} 0}
configure wave -namecolwidth 269
configure wave -valuecolwidth 40
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
update
WaveRestoreZoom {71704646 ps} {72130128 ps}

View File

@ -0,0 +1,28 @@
onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Logic /plasma_TB_v/clk
add wave -noupdate -format Logic /plasma_TB_v/reset
add wave -noupdate -format Literal /plasma_TB_v/data_tx
add wave -noupdate -format Event /plasma_TB_v/reset_trigger
add wave -noupdate -format Event /plasma_TB_v/reset_done_trigger
add wave -noupdate -format Literal /plasma_TB_v/uut/data_read
add wave -noupdate -format Logic /plasma_TB_v/uut/ram_enable
add wave -noupdate -format Literal -radix hexadecimal /plasma_TB_v/uut/cpu_data_w
add wave -noupdate -format Literal -radix hexadecimal /plasma_TB_v/uut/cpu_data_r
add wave -noupdate -format Literal /plasma_TB_v/uut/byte_we_next
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {3952754 ps} 0}
configure wave -namecolwidth 240
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
update
WaveRestoreZoom {3946113 ps} {4013617 ps}