mirror of
git://projects.qi-hardware.com/nn-usb-fpga.git
synced 2025-04-04 05:27:28 +03:00
125 lines
1.4 KiB
Plaintext
Executable File
125 lines
1.4 KiB
Plaintext
Executable File
@OrCAD Simulation Server Version: 1.0
|
|
|
|
@Settings: 3 1
|
|
@General:
|
|
ProfileName= "bias"
|
|
ProfileFile= "bias.sim"
|
|
Connectivity= "SCHEMATIC1.net"
|
|
NetlistFile= "bias.cir"
|
|
DataFile= "bias.dat"
|
|
OutFile= "bias.out"
|
|
Notes=
|
|
@#$BEGINNOTES
|
|
@#$ENDNOTES
|
|
@End General
|
|
@Analysis: 0 0
|
|
+0 0 0
|
|
+0 "1000ns"
|
|
+1 ""
|
|
+2 "0"
|
|
+3 ""
|
|
+4 ""
|
|
+5 ""
|
|
+6 ""
|
|
@End Analysis
|
|
@Analysis: 1 0
|
|
+2 0 0
|
|
+0 ""
|
|
+1 ""
|
|
+2 ""
|
|
+3 ""
|
|
+4 ""
|
|
+5 ""
|
|
@End Analysis
|
|
@Analysis: 2 0
|
|
+0 0
|
|
+0 ""
|
|
+1 ""
|
|
+2 ""
|
|
+3 ""
|
|
+4 ""
|
|
+5 ""
|
|
+6 ""
|
|
+7 ""
|
|
@End Analysis
|
|
@Analysis: 3 0
|
|
+1 0 0
|
|
+0 ""
|
|
+1 ""
|
|
+2 ""
|
|
@End Analysis
|
|
@Analysis: 4 0
|
|
+0 0 1 0 0 0 3 0
|
|
+0 ""
|
|
+1 ""
|
|
+2 ""
|
|
+3 ""
|
|
+4 ""
|
|
+5 ""
|
|
+6 ""
|
|
+7 ""
|
|
LoadFile 0 ""
|
|
SaveFile 0 ""
|
|
@End Analysis
|
|
@Analysis: 5 0
|
|
+0 0
|
|
+0 ""
|
|
+1 ""
|
|
+2 ""
|
|
+3 ""
|
|
+4 ""
|
|
+5 ""
|
|
+6 ""
|
|
+7 ""
|
|
@End Analysis
|
|
@Analysis: 6 0
|
|
+1
|
|
+0 ""
|
|
@End Analysis
|
|
@Analysis: 7 0
|
|
+0 0
|
|
+0 ""
|
|
+1 ""
|
|
+2 ""
|
|
+3 ""
|
|
+4 ""
|
|
+5 ""
|
|
@End Analysis
|
|
@Analysis: 8 0
|
|
+0
|
|
+0 ""
|
|
+1 ""
|
|
+2 ""
|
|
+3 ""
|
|
+4 ""
|
|
+5 ""
|
|
@End Analysis
|
|
@Analysis: 9 0
|
|
+0 ""
|
|
@End Analysis
|
|
@Analysis: 10 0
|
|
+0 0
|
|
+0 ""
|
|
+1 ""
|
|
+2 ""
|
|
+3 ""
|
|
+4 ""
|
|
+5 ""
|
|
+6 ""
|
|
+7 ""
|
|
@End Analysis
|
|
@Analysis: 11 1
|
|
+ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
|
|
@End Analysis
|
|
@Analysis: 12 0
|
|
+2236960 0
|
|
@End Analysis
|
|
@Analysis: 13 1
|
|
+0 1 1 0
|
|
@End Analysis
|
|
@Analysis: 14 1
|
|
+1 1 1 "*"
|
|
@End Analysis
|
|
@Analysis: 15 0
|
|
@End Analysis
|