1
0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-11-14 15:14:03 +02:00
openwrt-xburst/target/linux/brcm47xx-2.6/files/arch/mips/bcm947xx/setup.c

164 lines
4.6 KiB
C
Raw Normal View History

/*
* Copyright (C) 2004 Florian Schirmer (jolt@tuxbox.org)
* Copyright (C) 2005 Waldemar Brodkorb <wbx@openwrt.org>
* Copyright (C) 2006 Felix Fietkau <nbd@openwrt.org>
* Copyright (C) 2006 Michael Buesch
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
*
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 675 Mass Ave, Cambridge, MA 02139, USA.
*/
#include <linux/init.h>
#include <linux/types.h>
#include <linux/tty.h>
#include <linux/serial.h>
#include <linux/serial_core.h>
#include <linux/serial_reg.h>
#include <asm/bootinfo.h>
#include <asm/time.h>
#include <asm/reboot.h>
#include <asm/cfe.h>
#include <linux/pm.h>
#include <linux/ssb/ssb.h>
#include <nvram.h>
extern void bcm47xx_pci_init(void);
extern void bcm47xx_time_init(void);
struct ssb_bus ssb;
static void bcm47xx_machine_restart(char *command)
{
printk(KERN_ALERT "Please stand by while rebooting the system...\n");
local_irq_disable();
/* CFE has a reboot callback, but that does not work.
* Oopses with: Reserved instruction in kernel code.
*/
/* Set the watchdog timer to reset immediately */
ssb_chipco_watchdog(&ssb.chipco, 1);
while (1)
cpu_relax();
}
static void bcm47xx_machine_halt(void)
{
/* Disable interrupts and watchdog and spin forever */
local_irq_disable();
ssb_chipco_watchdog(&ssb.chipco, 0);
while (1)
cpu_relax();
}
static void e_aton(char *str, char *dest)
{
int i = 0;
if (str == NULL) {
memset(dest, 0, 6);
return;
}
for (;;) {
dest[i++] = (char) simple_strtoul(str, NULL, 16);
str += 2;
if (!*str++ || i == 6)
break;
}
}
static void bcm47xx_fill_sprom(struct ssb_sprom *sprom)
{
// TODO
}
static void bcm47xx_fill_sprom_nvram(struct ssb_sprom *sprom)
{
char *s;
memset(sprom, 0, sizeof(struct ssb_sprom));
sprom->revision = 3;
if ((s = nvram_get("et0macaddr")))
e_aton(s, sprom->r1.et0mac);
if ((s = nvram_get("et1macaddr")))
e_aton(s, sprom->r1.et1mac);
if ((s = nvram_get("et0phyaddr")))
sprom->r1.et0phyaddr = simple_strtoul(s, NULL, 10);
if ((s = nvram_get("et1phyaddr")))
sprom->r1.et1phyaddr = simple_strtoul(s, NULL, 10);
}
void __init plat_mem_setup(void)
{
int i, err;
char *s;
struct ssb_mipscore *mcore;
err = ssb_bus_ssbbus_register(&ssb, SSB_ENUM_BASE, bcm47xx_fill_sprom);
if (err) {
const char *msg = "Failed to initialize SSB bus (err %d)\n";
cfe_printk(msg, err); /* Make sure the message gets out of the box. */
panic(msg, err);
}
mcore = &ssb.mipscore;
/* FIXME: the nvram init depends on the ssb being fully initializes,
* can't use the fill_sprom callback yet! */
bcm47xx_fill_sprom_nvram(&ssb.sprom);
s = nvram_get("kernel_args");
if (s && !strncmp(s, "console=ttyS1", 13)) {
struct ssb_serial_port port;
cfe_printk("Swapping serial ports!\n");
/* swap serial ports */
memcpy(&port, &mcore->serial_ports[0], sizeof(port));
memcpy(&mcore->serial_ports[0], &mcore->serial_ports[1], sizeof(port));
memcpy(&mcore->serial_ports[1], &port, sizeof(port));
}
for (i = 0; i < mcore->nr_serial_ports; i++) {
struct ssb_serial_port *port = &(mcore->serial_ports[i]);
struct uart_port s;
memset(&s, 0, sizeof(s));
s.line = i;
s.membase = port->regs;
s.irq = port->irq + 2;//FIXME?
s.uartclk = port->baud_base;
s.flags = UPF_BOOT_AUTOCONF | UPF_SHARE_IRQ;
s.iotype = SERIAL_IO_MEM;
s.regshift = port->reg_shift;
early_serial_setup(&s);
}
cfe_printk("Serial init done.\n");
_machine_restart = bcm47xx_machine_restart;
_machine_halt = bcm47xx_machine_halt;
pm_power_off = bcm47xx_machine_halt;
board_time_init = bcm47xx_time_init;//FIXME move into ssb
}
EXPORT_SYMBOL(ssb);