qi-hardware/openwrt-xburst
1
0
Fork 0
mirror of git://projects.qi-hardware.com/openwrt-xburst.git synced 2024-11-24 00:14:05 +02:00
Code

cns3xxx: update FIQ header file and disable RWFO

Browse Source 
Update header file appropriately and disable read for ownership

Note that the FIQ support implements a workaround that provides a performance
boost over the traditional upstream workaround which ensures cache lines
are exclusive on driver CPU using 'read for ownership'.

Signed-off-by: Tim Harvey <tharvey@gateworks.com>

 target/linux/cns3xxx/config-3.3                                |    2 +-
 target/linux/cns3xxx/patches-3.3/460-cns3xxx_fiq_support.patch |    9 ++++-----
 2 files changed, 5 insertions(+), 6 deletions(-)

git-svn-id: svn://svn.openwrt.org/openwrt/trunk@33827 3c298f89-4303-0410-b956-a3cf2f4a3e73
This commit is contained in:
nbd 2012-10-17 22:03:37 +00:00
parent 84113cb837
commit 287a1bf65a
2 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
target/linux/cns3xxx/config-3.3
View File

@ -45,7 +45,7 @@ CONFIG_DEBUG_LL=y
CONFIG_DEBUG_LL_UART_NONE=y
# CONFIG_DEBUG_USER is not set
CONFIG_DECOMPRESS_LZMA=y
CONFIG_DMA_CACHE_RWFO=y
# CONFIG_DMA_CACHE_RWFO is not set
# CONFIG_DWC_DEBUG is not set
# CONFIG_DWC_DEVICE_ONLY is not set
# CONFIG_DWC_HOST_ONLY is not set

9
target/linux/cns3xxx/patches-3.3/460-cns3xxx_fiq_support.patch
View File

@ -65,11 +65,10 @@
obj-$(CONFIG_LOCAL_TIMERS) += localtimer.o
--- /dev/null
+++ b/arch/arm/mach-cns3xxx/cns3xxx_fiq.S
@@ -0,0 +1,97 @@
@@ -0,0 +1,96 @@
+/*
+ * linux/arch/arm/lib/floppydma.S
+ *
+ * Copyright (C) 1995, 1996 Russell King
+ * Copyright (C) 2012 Gateworks Corporation
+ * Chris Lang <clang@gateworks.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
@ -298,7 +297,7 @@
+ cpu_cache.dma_map_area = (void *)smp_dma_map_area;
+ cpu_cache.dma_unmap_area = (void *)smp_dma_unmap_area;
+ cpu_cache.dma_flush_range = (void *)smp_dma_flush_range;
+
+
+ /*
* Synchronise with the boot thread.
*/