mirror of
git://projects.qi-hardware.com/openwrt-xburst.git
synced 2024-12-24 06:55:31 +02:00
[xburst] Add 2.6.35 patches
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@22463 3c298f89-4303-0410-b956-a3cf2f4a3e73
This commit is contained in:
parent
5aabd845f7
commit
e0e5bd88de
@ -12,7 +12,7 @@ BOARDNAME:=Ingenic XBurst
|
||||
FEATURES:=jffs2 targz ubifs audio
|
||||
SUBTARGETS:=qi_lb60 n516 n526
|
||||
|
||||
LINUX_VERSION:=2.6.34.1
|
||||
LINUX_VERSION:=2.6.35
|
||||
|
||||
DEVICE_TYPE=other
|
||||
|
||||
|
375
target/linux/xburst/config-2.6.35
Normal file
375
target/linux/xburst/config-2.6.35
Normal file
@ -0,0 +1,375 @@
|
||||
CONFIG_32BIT=y
|
||||
# CONFIG_64BIT is not set
|
||||
# CONFIG_ALCHEMY_GPIO_INDIRECT is not set
|
||||
# CONFIG_AR7 is not set
|
||||
# CONFIG_ARCH_HAS_ILOG2_U32 is not set
|
||||
# CONFIG_ARCH_HAS_ILOG2_U64 is not set
|
||||
CONFIG_ARCH_HIBERNATION_POSSIBLE=y
|
||||
# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set
|
||||
CONFIG_ARCH_POPULATES_NODE_MAP=y
|
||||
CONFIG_ARCH_REQUIRE_GPIOLIB=y
|
||||
# CONFIG_ARCH_SUPPORTS_MSI is not set
|
||||
CONFIG_ARCH_SUPPORTS_OPROFILE=y
|
||||
CONFIG_ARCH_SUSPEND_POSSIBLE=y
|
||||
# CONFIG_ARPD is not set
|
||||
# CONFIG_BACKLIGHT_CLASS_DEVICE is not set
|
||||
# CONFIG_BACKLIGHT_GENERIC is not set
|
||||
# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
|
||||
# CONFIG_BATTERY_JZ4740 is not set
|
||||
# CONFIG_BCM47XX is not set
|
||||
# CONFIG_BCM63XX is not set
|
||||
CONFIG_BITREVERSE=y
|
||||
# CONFIG_BLK_DEV_INITRD is not set
|
||||
# CONFIG_BRIDGE is not set
|
||||
# CONFIG_BSD_PROCESS_ACCT is not set
|
||||
# CONFIG_CAVIUM_OCTEON_REFERENCE_BOARD is not set
|
||||
# CONFIG_CAVIUM_OCTEON_SIMULATOR is not set
|
||||
CONFIG_CHARGER_GPIO=y
|
||||
CONFIG_CONSOLE_TRANSLATIONS=y
|
||||
# CONFIG_CPU_BIG_ENDIAN is not set
|
||||
# CONFIG_CPU_CAVIUM_OCTEON is not set
|
||||
CONFIG_CPU_HAS_PREFETCH=y
|
||||
CONFIG_CPU_HAS_SYNC=y
|
||||
CONFIG_CPU_LITTLE_ENDIAN=y
|
||||
# CONFIG_CPU_LOONGSON2E is not set
|
||||
# CONFIG_CPU_LOONGSON2F is not set
|
||||
CONFIG_CPU_MIPS32_R1=y
|
||||
# CONFIG_CPU_MIPS32_R2 is not set
|
||||
CONFIG_CPU_MIPS32=y
|
||||
# CONFIG_CPU_MIPS64_R1 is not set
|
||||
# CONFIG_CPU_MIPS64_R2 is not set
|
||||
CONFIG_CPU_MIPSR1=y
|
||||
# CONFIG_CPU_NEVADA is not set
|
||||
# CONFIG_CPU_R10000 is not set
|
||||
# CONFIG_CPU_R3000 is not set
|
||||
# CONFIG_CPU_R4300 is not set
|
||||
# CONFIG_CPU_R4X00 is not set
|
||||
# CONFIG_CPU_R5000 is not set
|
||||
# CONFIG_CPU_R5432 is not set
|
||||
# CONFIG_CPU_R5500 is not set
|
||||
# CONFIG_CPU_R6000 is not set
|
||||
# CONFIG_CPU_R8000 is not set
|
||||
# CONFIG_CPU_RM7000 is not set
|
||||
# CONFIG_CPU_RM9000 is not set
|
||||
# CONFIG_CPU_SB1 is not set
|
||||
CONFIG_CPU_SUPPORTS_32BIT_KERNEL=y
|
||||
CONFIG_CPU_SUPPORTS_HIGHMEM=y
|
||||
# CONFIG_CPU_TX39XX is not set
|
||||
# CONFIG_CPU_TX49XX is not set
|
||||
# CONFIG_CPU_VR41XX is not set
|
||||
CONFIG_CRC16=y
|
||||
CONFIG_CRYPTO_DEFLATE=y
|
||||
CONFIG_CRYPTO_LZO=y
|
||||
CONFIG_DEFAULT_AS=y
|
||||
CONFIG_DMA_NEED_PCI_MAP_STATE=y
|
||||
CONFIG_DMA_NONCOHERENT=y
|
||||
CONFIG_DUMMY_CONSOLE=y
|
||||
CONFIG_EARLY_PRINTK=y
|
||||
CONFIG_ELF_CORE=y
|
||||
CONFIG_ENABLE_MUST_CHECK=y
|
||||
CONFIG_EXT2_FS=y
|
||||
CONFIG_EXT3_FS=y
|
||||
CONFIG_FAT_FS=y
|
||||
# CONFIG_FB_JZ4740 is not set
|
||||
CONFIG_FB_SYS_COPYAREA=y
|
||||
CONFIG_FB_SYS_FILLRECT=y
|
||||
CONFIG_FB_SYS_IMAGEBLIT=y
|
||||
CONFIG_FB=y
|
||||
# CONFIG_FIRMWARE_EDID is not set
|
||||
# CONFIG_FONT_10x18 is not set
|
||||
# CONFIG_FONT_6x11 is not set
|
||||
# CONFIG_FONT_7x14 is not set
|
||||
# CONFIG_FONT_8x16 is not set
|
||||
# CONFIG_FONT_8x8 is not set
|
||||
# CONFIG_FONT_ACORN_8x8 is not set
|
||||
# CONFIG_FONT_MINI_4x6 is not set
|
||||
# CONFIG_FONT_PEARL_8x8 is not set
|
||||
# CONFIG_FONT_SUN12x22 is not set
|
||||
CONFIG_FONT_SUN8x16=y
|
||||
CONFIG_FONTS=y
|
||||
CONFIG_FORCE_MAX_ZONEORDER=12
|
||||
# CONFIG_FRAMEBUFFER_CONSOLE_DETECT_PRIMARY is not set
|
||||
# CONFIG_FRAMEBUFFER_CONSOLE_ROTATION is not set
|
||||
# CONFIG_FRAMEBUFFER_CONSOLE is not set
|
||||
CONFIG_FREEZER=y
|
||||
# CONFIG_INLINE_READ_UNLOCK is not set
|
||||
# CONFIG_INLINE_READ_UNLOCK_IRQ is not set
|
||||
# CONFIG_INLINE_SPIN_UNLOCK is not set
|
||||
# CONFIG_INLINE_SPIN_UNLOCK_IRQ is not set
|
||||
# CONFIG_INLINE_WRITE_UNLOCK is not set
|
||||
# CONFIG_INLINE_WRITE_UNLOCK_IRQ is not set
|
||||
CONFIG_INOTIFY_USER=y
|
||||
CONFIG_GENERIC_CLOCKEVENTS_BUILD=y
|
||||
CONFIG_GENERIC_CLOCKEVENTS=y
|
||||
CONFIG_GENERIC_CMOS_UPDATE=y
|
||||
CONFIG_GENERIC_FIND_LAST_BIT=y
|
||||
CONFIG_GENERIC_FIND_NEXT_BIT=y
|
||||
CONFIG_GENERIC_GPIO=y
|
||||
CONFIG_GENERIC_HARDIRQS_NO__DO_IRQ=y
|
||||
CONFIG_GPIOLIB=y
|
||||
# CONFIG_HAMRADIO is not set
|
||||
CONFIG_HARDWARE_WATCHPOINTS=y
|
||||
CONFIG_HAS_DMA=y
|
||||
CONFIG_HAS_IOMEM=y
|
||||
CONFIG_HAS_IOPORT=y
|
||||
CONFIG_HAVE_ARCH_KGDB=y
|
||||
CONFIG_HAVE_DYNAMIC_FTRACE=y
|
||||
CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
|
||||
CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
|
||||
CONFIG_HAVE_FUNCTION_TRACER=y
|
||||
CONFIG_HAVE_FUNCTION_TRACE_MCOUNT_TEST=y
|
||||
CONFIG_HAVE_GENERIC_DMA_COHERENT=y
|
||||
CONFIG_HAVE_IDE=y
|
||||
CONFIG_HAVE_OPROFILE=y
|
||||
CONFIG_HAVE_PWM=y
|
||||
# CONFIG_HIBERNATION is not set
|
||||
# CONFIG_HIGH_RES_TIMERS is not set
|
||||
CONFIG_HW_CONSOLE=y
|
||||
# CONFIG_HW_RANDOM is not set
|
||||
CONFIG_INPUT_EVDEV=y
|
||||
# CONFIG_INPUT_GPIO_BUTTONS is not set
|
||||
CONFIG_INPUT_KEYBOARD=y
|
||||
CONFIG_INPUT=y
|
||||
CONFIG_IRQ_CPU=y
|
||||
CONFIG_JBD=y
|
||||
# CONFIG_JZ4740_ADC is not set
|
||||
# CONFIG_JZ4740_N516 is not set
|
||||
# CONFIG_JZ4740_N526 is not set
|
||||
# CONFIG_JZ4740_QI_LB60 is not set
|
||||
CONFIG_JZRISC=y
|
||||
CONFIG_JZSOC=y
|
||||
CONFIG_KALLSYMS=y
|
||||
# CONFIG_KEYBOARD_ATKBD is not set
|
||||
# CONFIG_KEYBOARD_GPIO is not set
|
||||
# CONFIG_KEYBOARD_LKKBD is not set
|
||||
# CONFIG_KEYBOARD_MATRIX is not set
|
||||
# CONFIG_KEYBOARD_NEWTON is not set
|
||||
# CONFIG_KEYBOARD_STOWAWAY is not set
|
||||
# CONFIG_KEYBOARD_SUNKBD is not set
|
||||
# CONFIG_KEYBOARD_XTKBD is not set
|
||||
# CONFIG_LCD_CLASS_DEVICE is not set
|
||||
# CONFIG_LCD_GPM940B0 is not set
|
||||
# CONFIG_LCD_ILI9320 is not set
|
||||
# CONFIG_LCD_L4F00242T03 is not set
|
||||
# CONFIG_LCD_LMS283GF05 is not set
|
||||
# CONFIG_LCD_LTV350QV is not set
|
||||
# CONFIG_LCD_PLATFORM is not set
|
||||
# CONFIG_LCD_TDO24M is not set
|
||||
# CONFIG_LCD_VGG2432A4 is not set
|
||||
# CONFIG_LEDS_PWM is not set
|
||||
CONFIG_LEGACY_PTY_COUNT=2
|
||||
CONFIG_LEGACY_PTYS=y
|
||||
CONFIG_LOCK_KERNEL=y
|
||||
# CONFIG_LOGO_LINUX_CLUT224 is not set
|
||||
# CONFIG_LOGO_LINUX_MONO is not set
|
||||
# CONFIG_LOGO_LINUX_VGA16 is not set
|
||||
# CONFIG_LOGO_OPENWRT_CLUT224 is not set
|
||||
# CONFIG_LOGO is not set
|
||||
# CONFIG_LOONGSON_MC146818 is not set
|
||||
CONFIG_LOONGSON_UART_BASE=y
|
||||
CONFIG_LZO_COMPRESS=y
|
||||
CONFIG_LZO_DECOMPRESS=y
|
||||
# CONFIG_MACH_ALCHEMY is not set
|
||||
# CONFIG_MACH_DECSTATION is not set
|
||||
# CONFIG_MACH_JAZZ is not set
|
||||
CONFIG_MACH_JZ=y
|
||||
# CONFIG_MACH_LOONGSON is not set
|
||||
# CONFIG_MACH_TX39XX is not set
|
||||
# CONFIG_MACH_TX49XX is not set
|
||||
# CONFIG_MACH_VR41XX is not set
|
||||
# CONFIG_MIKROTIK_RB532 is not set
|
||||
# CONFIG_MINI_FO is not set
|
||||
# CONFIG_MIPS_COBALT is not set
|
||||
CONFIG_MIPS_L1_CACHE_SHIFT=5
|
||||
# CONFIG_MIPS_MACHINE is not set
|
||||
# CONFIG_MIPS_MALTA is not set
|
||||
CONFIG_MIPS_MT_DISABLED=y
|
||||
# CONFIG_MIPS_MT_SMP is not set
|
||||
# CONFIG_MIPS_MT_SMTC is not set
|
||||
# CONFIG_MIPS_SIM is not set
|
||||
CONFIG_MIPS=y
|
||||
# CONFIG_MMC_AT91 is not set
|
||||
# CONFIG_MMC_ATMELMCI is not set
|
||||
# CONFIG_MMC_BLOCK_BOUNCE is not set
|
||||
CONFIG_MMC_BLOCK=y
|
||||
CONFIG_MMC_JZ=y
|
||||
CONFIG_MMC_UNSAFE_RESUME=y
|
||||
CONFIG_MMC=y
|
||||
# CONFIG_MTD_CFI is not set
|
||||
# CONFIG_MTD_COMPLEX_MAPPINGS is not set
|
||||
CONFIG_MTD_NAND_JZ4740=y
|
||||
# CONFIG_MTD_NAND_VERIFY_WRITE is not set
|
||||
CONFIG_MTD_NAND=y
|
||||
CONFIG_MTD_UBI_BEB_RESERVE=1
|
||||
# CONFIG_MTD_UBI_DEBUG is not set
|
||||
# CONFIG_MTD_UBI_GLUEBI is not set
|
||||
CONFIG_MTD_UBI_WL_THRESHOLD=4096
|
||||
CONFIG_MTD_UBI=y
|
||||
# CONFIG_MTD_SM_COMMON is not set
|
||||
# CONFIG_N516_LPC is not set
|
||||
CONFIG_NEED_DMA_MAP_STATE=y
|
||||
# CONFIG_NETDEV_1000 is not set
|
||||
# CONFIG_NET_ETHERNET is not set
|
||||
# CONFIG_NET_SCHED is not set
|
||||
# CONFIG_NETWORK_FILESYSTEMS is not set
|
||||
# CONFIG_NEW_LEDS is not set
|
||||
CONFIG_NLS_ASCII=y
|
||||
CONFIG_NLS_CODEPAGE_1250=y
|
||||
CONFIG_NLS_CODEPAGE_1251=y
|
||||
CONFIG_NLS_CODEPAGE_437=y
|
||||
CONFIG_NLS_CODEPAGE_737=y
|
||||
CONFIG_NLS_CODEPAGE_775=y
|
||||
CONFIG_NLS_CODEPAGE_850=y
|
||||
CONFIG_NLS_CODEPAGE_852=y
|
||||
CONFIG_NLS_CODEPAGE_855=y
|
||||
CONFIG_NLS_CODEPAGE_857=y
|
||||
CONFIG_NLS_CODEPAGE_860=y
|
||||
CONFIG_NLS_CODEPAGE_861=y
|
||||
CONFIG_NLS_CODEPAGE_862=y
|
||||
CONFIG_NLS_CODEPAGE_863=y
|
||||
CONFIG_NLS_CODEPAGE_864=y
|
||||
CONFIG_NLS_CODEPAGE_865=y
|
||||
CONFIG_NLS_CODEPAGE_866=y
|
||||
CONFIG_NLS_CODEPAGE_869=y
|
||||
CONFIG_NLS_CODEPAGE_874=y
|
||||
CONFIG_NLS_CODEPAGE_932=y
|
||||
CONFIG_NLS_CODEPAGE_936=y
|
||||
CONFIG_NLS_CODEPAGE_949=y
|
||||
CONFIG_NLS_CODEPAGE_950=y
|
||||
CONFIG_NLS_ISO8859_13=y
|
||||
CONFIG_NLS_ISO8859_14=y
|
||||
CONFIG_NLS_ISO8859_15=y
|
||||
CONFIG_NLS_ISO8859_1=y
|
||||
CONFIG_NLS_ISO8859_2=y
|
||||
CONFIG_NLS_ISO8859_3=y
|
||||
CONFIG_NLS_ISO8859_4=y
|
||||
CONFIG_NLS_ISO8859_5=y
|
||||
CONFIG_NLS_ISO8859_6=y
|
||||
CONFIG_NLS_ISO8859_7=y
|
||||
CONFIG_NLS_ISO8859_8=y
|
||||
CONFIG_NLS_ISO8859_9=y
|
||||
CONFIG_NLS_KOI8_R=y
|
||||
CONFIG_NLS_KOI8_U=y
|
||||
CONFIG_NLS_UTF8=y
|
||||
CONFIG_NLS=y
|
||||
# CONFIG_NO_IOPORT is not set
|
||||
# CONFIG_NXP_STB220 is not set
|
||||
# CONFIG_NXP_STB225 is not set
|
||||
# CONFIG_PACKET_MMAP is not set
|
||||
CONFIG_PAGEFLAGS_EXTENDED=y
|
||||
# CONFIG_PCI is not set
|
||||
# CONFIG_PDA_POWER is not set
|
||||
# CONFIG_PMC_MSP is not set
|
||||
# CONFIG_PMC_YOSEMITE is not set
|
||||
# CONFIG_PM_DEBUG is not set
|
||||
CONFIG_PM_OPS=y
|
||||
# CONFIG_PM_RUNTIME is not set
|
||||
CONFIG_PM_SLEEP=y
|
||||
CONFIG_PM=y
|
||||
# CONFIG_PNX8550_JBS is not set
|
||||
# CONFIG_PNX8550_STB810 is not set
|
||||
# CONFIG_POWERTV is not set
|
||||
# CONFIG_POWER_SUPPLY_DEBUG is not set
|
||||
CONFIG_POWER_SUPPLY=y
|
||||
# CONFIG_PREEMPT_NONE is not set
|
||||
CONFIG_PREEMPT=y
|
||||
CONFIG_PRINTK_TIME=y
|
||||
CONFIG_RTC_CLASS=y
|
||||
# CONFIG_RTC_DRV_CMOS is not set
|
||||
CONFIG_RTC_DRV_JZ4740=y
|
||||
CONFIG_SCHED_OMIT_FRAME_POINTER=y
|
||||
CONFIG_SCSI_MOD=y
|
||||
# CONFIG_SCSI_DMA is not set
|
||||
# CONFIG_SDIO_UART is not set
|
||||
# CONFIG_SERIAL_8250_EXTENDED is not set
|
||||
# CONFIG_SGI_IP22 is not set
|
||||
# CONFIG_SGI_IP27 is not set
|
||||
# CONFIG_SGI_IP28 is not set
|
||||
# CONFIG_SGI_IP32 is not set
|
||||
# CONFIG_SIBYTE_BIGSUR is not set
|
||||
# CONFIG_SIBYTE_CARMEL is not set
|
||||
# CONFIG_SIBYTE_CRHINE is not set
|
||||
# CONFIG_SIBYTE_CRHONE is not set
|
||||
# CONFIG_SIBYTE_LITTLESUR is not set
|
||||
# CONFIG_SIBYTE_RHONE is not set
|
||||
# CONFIG_SIBYTE_SENTOSA is not set
|
||||
# CONFIG_SIBYTE_SWARM is not set
|
||||
# CONFIG_SND_SOC_ALL_CODECS is not set
|
||||
# CONFIG_SND_SOC_JZCODEC is not set
|
||||
# CONFIG_SND_SOC_JZ4740 is not set
|
||||
# CONFIG_SND_JZ4740_SOC_N516 is not set
|
||||
# CONFIG_SND_JZ4740_SOC_N526 is not set
|
||||
# CONFIG_SND_JZ4740_SOC_QI_LB60 is not set
|
||||
CONFIG_MACH_JZ4740=y
|
||||
# CONFIG_SPI_SPIDEV is not set
|
||||
# CONFIG_SQUASHFS is not set
|
||||
# CONFIG_STAGING is not set
|
||||
CONFIG_SUSPEND_FREEZER=y
|
||||
CONFIG_SUSPEND=y
|
||||
# CONFIG_SYN_COOKIES is not set
|
||||
CONFIG_SYS_HAS_CPU_MIPS32_R1=y
|
||||
CONFIG_SYS_HAS_EARLY_PRINTK=y
|
||||
CONFIG_SYS_SUPPORTS_32BIT_KERNEL=y
|
||||
CONFIG_SYS_SUPPORTS_ARBIT_HZ=y
|
||||
CONFIG_SYS_SUPPORTS_LITTLE_ENDIAN=y
|
||||
# CONFIG_TEST_POWER is not set
|
||||
CONFIG_TRAD_SIGNALS=y
|
||||
CONFIG_UBIFS_FS_ADVANCED_COMPR=y
|
||||
# CONFIG_UBIFS_FS_DEBUG is not set
|
||||
CONFIG_UBIFS_FS_LZO=y
|
||||
# CONFIG_UBIFS_FS_XATTR is not set
|
||||
CONFIG_UBIFS_FS=y
|
||||
CONFIG_UBIFS_FS_ZLIB=y
|
||||
# CONFIG_USB_ARCH_HAS_EHCI is not set
|
||||
CONFIG_USB_ARCH_HAS_HCD=y
|
||||
CONFIG_USB_ARCH_HAS_OHCI=y
|
||||
# CONFIG_USB_AUDIO is not set
|
||||
# CONFIG_USB_CDC_COMPOSITE is not set
|
||||
# CONFIG_USB_ETH_EEM is not set
|
||||
CONFIG_USB_ETH_RNDIS=y
|
||||
CONFIG_USB_ETH=y
|
||||
# CONFIG_USB_FILE_STORAGE is not set
|
||||
# CONFIG_USB_FUNCTIONFS is not set
|
||||
# CONFIG_USB_GADGET_AMD5536UDC is not set
|
||||
# CONFIG_USB_GADGET_AT91 is not set
|
||||
# CONFIG_USB_GADGET_ATMEL_USBA is not set
|
||||
# CONFIG_USB_GADGET_CI13XXX is not set
|
||||
# CONFIG_USB_GADGET_DEBUG_FILES is not set
|
||||
# CONFIG_USB_GADGET_DEBUG_FS is not set
|
||||
CONFIG_USB_GADGET_DUALSPEED=y
|
||||
# CONFIG_USB_GADGET_DUMMY_HCD is not set
|
||||
# CONFIG_USB_GADGETFS is not set
|
||||
# CONFIG_USB_GADGET_FSL_QE is not set
|
||||
# CONFIG_USB_GADGET_FSL_USB2 is not set
|
||||
# CONFIG_USB_GADGET_GOKU is not set
|
||||
# CONFIG_USB_GADGET_IMX is not set
|
||||
CONFIG_USB_GADGET_JZ4740=y
|
||||
# CONFIG_USB_GADGET_LANGWELL is not set
|
||||
# CONFIG_USB_GADGET_LH7A40X is not set
|
||||
# CONFIG_USB_GADGET_M66592 is not set
|
||||
# CONFIG_USB_GADGET_MUSB_HDRC is not set
|
||||
# CONFIG_USB_GADGET_NET2280 is not set
|
||||
# CONFIG_USB_GADGET_OMAP is not set
|
||||
# CONFIG_USB_GADGET_PXA25X is not set
|
||||
# CONFIG_USB_GADGET_PXA27X is not set
|
||||
# CONFIG_USB_GADGET_R8A66597 is not set
|
||||
# CONFIG_USB_GADGET_S3C2410 is not set
|
||||
# CONFIG_USB_GADGET_S3C_HSOTG is not set
|
||||
CONFIG_USB_GADGET_SELECTED=y
|
||||
CONFIG_USB_GADGET_VBUS_DRAW=2
|
||||
CONFIG_USB_GADGET=y
|
||||
# CONFIG_USB_G_PRINTER is not set
|
||||
# CONFIG_USB_G_SERIAL is not set
|
||||
CONFIG_USB_JZ4740=y
|
||||
# CONFIG_USB_MIDI_GADGET is not set
|
||||
CONFIG_USB_SUPPORT=y
|
||||
# CONFIG_USB_ZERO is not set
|
||||
CONFIG_VFAT_FS=y
|
||||
# CONFIG_VGA_CONSOLE is not set
|
||||
# CONFIG_VLAN_8021Q is not set
|
||||
CONFIG_VT_CONSOLE=y
|
||||
CONFIG_VT_HW_CONSOLE_BINDING=y
|
||||
CONFIG_VT=y
|
||||
# CONFIG_WATCHDOG is not set
|
||||
# CONFIG_WLAN_80211 is not set
|
||||
CONFIG_ZONE_DMA_FLAG=0
|
@ -17,7 +17,7 @@ define KernelPackage/sound-soc-jzcodec
|
||||
SUBMENU:=$(SOUND_MENU)
|
||||
DEPENDS:=kmod-sound-soc-core @TARGET_xburst
|
||||
TITLE:=JZ4740 SoC internal codec support
|
||||
KCONFIG:=CONFIG_SND_SOC_JZCODEC
|
||||
KCONFIG:=CONFIG_SND_SOC_JZCODEC CONFIG_SND_SOC_JZ4740_CODEC
|
||||
FILES:=$(LINUX_DIR)/sound/soc/codecs/snd-soc-jzcodec.ko
|
||||
AUTOLOAD:=$(call AutoLoad,60,snd-soc-jzcodec)
|
||||
endef
|
||||
|
16
target/linux/xburst/n516/config-2.6.35
Normal file
16
target/linux/xburst/n516/config-2.6.35
Normal file
@ -0,0 +1,16 @@
|
||||
CONFIG_FB_DEFERRED_IO=y
|
||||
CONFIG_FB_JZ4740=y
|
||||
CONFIG_FB_METRONOME=m
|
||||
CONFIG_FB_SYS_FOPS=m
|
||||
CONFIG_HWMON=y
|
||||
# CONFIG_HWMON_DEBUG_CHIP is not set
|
||||
CONFIG_I2C=y
|
||||
CONFIG_I2C_ALGOBIT=y
|
||||
CONFIG_I2C_BOARDINFO=y
|
||||
CONFIG_I2C_GPIO=y
|
||||
CONFIG_JZ4740_N516=y
|
||||
CONFIG_LEDS_GPIO=y
|
||||
CONFIG_MTD_CMDLINE_PARTS=y
|
||||
CONFIG_N516_LPC=y
|
||||
CONFIG_NEW_LEDS=y
|
||||
CONFIG_SENSORS_LM75=y
|
4
target/linux/xburst/n526/config-2.6.35
Normal file
4
target/linux/xburst/n526/config-2.6.35
Normal file
@ -0,0 +1,4 @@
|
||||
# CONFIG_FB_SYS_COPYAREA is not set
|
||||
# CONFIG_FB_SYS_FILLRECT is not set
|
||||
# CONFIG_FB_SYS_IMAGEBLIT is not set
|
||||
CONFIG_JZ4740_N516=y
|
242
target/linux/xburst/patches-2.6.35/001-core.patch
Normal file
242
target/linux/xburst/patches-2.6.35/001-core.patch
Normal file
@ -0,0 +1,242 @@
|
||||
From 2b3ca15058c974f2c20bd057a58a10c414b83fef Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 17 Jul 2010 11:07:51 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add base support for Ingenic JZ4740 System-on-a-Chip
|
||||
|
||||
Adds a new cpu type for the JZ4740 to the Linux MIPS architecture code.
|
||||
It also adds the iomem addresses for the different components found on
|
||||
a JZ4740 SoC.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1464/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/include/asm/bootinfo.h | 6 ++
|
||||
arch/mips/include/asm/cpu.h | 9 +++-
|
||||
arch/mips/include/asm/mach-jz4740/base.h | 26 ++++++++++
|
||||
.../asm/mach-jz4740/cpu-feature-overrides.h | 51 ++++++++++++++++++++
|
||||
arch/mips/include/asm/mach-jz4740/war.h | 25 ++++++++++
|
||||
arch/mips/kernel/cpu-probe.c | 20 ++++++++
|
||||
arch/mips/mm/tlbex.c | 5 ++
|
||||
7 files changed, 141 insertions(+), 1 deletions(-)
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/base.h
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/cpu-feature-overrides.h
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/war.h
|
||||
|
||||
--- a/arch/mips/include/asm/bootinfo.h
|
||||
+++ b/arch/mips/include/asm/bootinfo.h
|
||||
@@ -71,6 +71,12 @@
|
||||
#define MACH_LEMOTE_LL2F 7
|
||||
#define MACH_LOONGSON_END 8
|
||||
|
||||
+/*
|
||||
+ * Valid machtype for group INGENIC
|
||||
+ */
|
||||
+#define MACH_INGENIC_JZ4730 0 /* JZ4730 SOC */
|
||||
+#define MACH_INGENIC_JZ4740 1 /* JZ4740 SOC */
|
||||
+
|
||||
extern char *system_type;
|
||||
const char *get_system_type(void);
|
||||
|
||||
--- a/arch/mips/include/asm/cpu.h
|
||||
+++ b/arch/mips/include/asm/cpu.h
|
||||
@@ -34,7 +34,7 @@
|
||||
#define PRID_COMP_LSI 0x080000
|
||||
#define PRID_COMP_LEXRA 0x0b0000
|
||||
#define PRID_COMP_CAVIUM 0x0d0000
|
||||
-
|
||||
+#define PRID_COMP_INGENIC 0xd00000
|
||||
|
||||
/*
|
||||
* Assigned values for the product ID register. In order to detect a
|
||||
@@ -133,6 +133,12 @@
|
||||
#define PRID_IMP_CAVIUM_CN52XX 0x0700
|
||||
|
||||
/*
|
||||
+ * These are the PRID's for when 23:16 == PRID_COMP_INGENIC
|
||||
+ */
|
||||
+
|
||||
+#define PRID_IMP_JZRISC 0x0200
|
||||
+
|
||||
+/*
|
||||
* Definitions for 7:0 on legacy processors
|
||||
*/
|
||||
|
||||
@@ -219,6 +225,7 @@ enum cpu_type_enum {
|
||||
CPU_4KC, CPU_4KEC, CPU_4KSC, CPU_24K, CPU_34K, CPU_1004K, CPU_74K,
|
||||
CPU_ALCHEMY, CPU_PR4450, CPU_BCM3302, CPU_BCM4710,
|
||||
CPU_BCM6338, CPU_BCM6345, CPU_BCM6348, CPU_BCM6358,
|
||||
+ CPU_JZRISC,
|
||||
|
||||
/*
|
||||
* MIPS64 class processors
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/base.h
|
||||
@@ -0,0 +1,26 @@
|
||||
+#ifndef __ASM_MACH_JZ4740_BASE_H__
|
||||
+#define __ASM_MACH_JZ4740_BASE_H__
|
||||
+
|
||||
+#define JZ4740_CPM_BASE_ADDR 0x10000000
|
||||
+#define JZ4740_INTC_BASE_ADDR 0x10001000
|
||||
+#define JZ4740_WDT_BASE_ADDR 0x10002000
|
||||
+#define JZ4740_TCU_BASE_ADDR 0x10002010
|
||||
+#define JZ4740_RTC_BASE_ADDR 0x10003000
|
||||
+#define JZ4740_GPIO_BASE_ADDR 0x10010000
|
||||
+#define JZ4740_AIC_BASE_ADDR 0x10020000
|
||||
+#define JZ4740_MSC_BASE_ADDR 0x10021000
|
||||
+#define JZ4740_UART0_BASE_ADDR 0x10030000
|
||||
+#define JZ4740_UART1_BASE_ADDR 0x10031000
|
||||
+#define JZ4740_I2C_BASE_ADDR 0x10042000
|
||||
+#define JZ4740_SSI_BASE_ADDR 0x10043000
|
||||
+#define JZ4740_SADC_BASE_ADDR 0x10070000
|
||||
+#define JZ4740_EMC_BASE_ADDR 0x13010000
|
||||
+#define JZ4740_DMAC_BASE_ADDR 0x13020000
|
||||
+#define JZ4740_UHC_BASE_ADDR 0x13030000
|
||||
+#define JZ4740_UDC_BASE_ADDR 0x13040000
|
||||
+#define JZ4740_LCD_BASE_ADDR 0x13050000
|
||||
+#define JZ4740_SLCD_BASE_ADDR 0x13050000
|
||||
+#define JZ4740_CIM_BASE_ADDR 0x13060000
|
||||
+#define JZ4740_IPU_BASE_ADDR 0x13080000
|
||||
+
|
||||
+#endif
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/cpu-feature-overrides.h
|
||||
@@ -0,0 +1,51 @@
|
||||
+/*
|
||||
+ * This file is subject to the terms and conditions of the GNU General Public
|
||||
+ * License. See the file "COPYING" in the main directory of this archive
|
||||
+ * for more details.
|
||||
+ *
|
||||
+ */
|
||||
+#ifndef __ASM_MACH_JZ4740_CPU_FEATURE_OVERRIDES_H
|
||||
+#define __ASM_MACH_JZ4740_CPU_FEATURE_OVERRIDES_H
|
||||
+
|
||||
+#define cpu_has_tlb 1
|
||||
+#define cpu_has_4kex 1
|
||||
+#define cpu_has_3k_cache 0
|
||||
+#define cpu_has_4k_cache 1
|
||||
+#define cpu_has_tx39_cache 0
|
||||
+#define cpu_has_fpu 0
|
||||
+#define cpu_has_32fpr 0
|
||||
+#define cpu_has_counter 0
|
||||
+#define cpu_has_watch 1
|
||||
+#define cpu_has_divec 1
|
||||
+#define cpu_has_vce 0
|
||||
+#define cpu_has_cache_cdex_p 0
|
||||
+#define cpu_has_cache_cdex_s 0
|
||||
+#define cpu_has_prefetch 1
|
||||
+#define cpu_has_mcheck 1
|
||||
+#define cpu_has_ejtag 1
|
||||
+#define cpu_has_llsc 1
|
||||
+#define cpu_has_mips16 0
|
||||
+#define cpu_has_mdmx 0
|
||||
+#define cpu_has_mips3d 0
|
||||
+#define cpu_has_smartmips 0
|
||||
+#define kernel_uses_llsc 1
|
||||
+#define cpu_has_vtag_icache 1
|
||||
+#define cpu_has_dc_aliases 0
|
||||
+#define cpu_has_ic_fills_f_dc 0
|
||||
+#define cpu_has_pindexed_dcache 0
|
||||
+#define cpu_has_mips32r1 1
|
||||
+#define cpu_has_mips32r2 0
|
||||
+#define cpu_has_mips64r1 0
|
||||
+#define cpu_has_mips64r2 0
|
||||
+#define cpu_has_dsp 0
|
||||
+#define cpu_has_mipsmt 0
|
||||
+#define cpu_has_userlocal 0
|
||||
+#define cpu_has_nofpuex 0
|
||||
+#define cpu_has_64bits 0
|
||||
+#define cpu_has_64bit_zero_reg 0
|
||||
+#define cpu_has_inclusive_pcaches 0
|
||||
+
|
||||
+#define cpu_dcache_line_size() 32
|
||||
+#define cpu_icache_line_size() 32
|
||||
+
|
||||
+#endif
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/war.h
|
||||
@@ -0,0 +1,25 @@
|
||||
+/*
|
||||
+ * This file is subject to the terms and conditions of the GNU General Public
|
||||
+ * License. See the file "COPYING" in the main directory of this archive
|
||||
+ * for more details.
|
||||
+ *
|
||||
+ * Copyright (C) 2002, 2004, 2007 by Ralf Baechle <ralf@linux-mips.org>
|
||||
+ */
|
||||
+#ifndef __ASM_MIPS_MACH_JZ4740_WAR_H
|
||||
+#define __ASM_MIPS_MACH_JZ4740_WAR_H
|
||||
+
|
||||
+#define R4600_V1_INDEX_ICACHEOP_WAR 0
|
||||
+#define R4600_V1_HIT_CACHEOP_WAR 0
|
||||
+#define R4600_V2_HIT_CACHEOP_WAR 0
|
||||
+#define R5432_CP0_INTERRUPT_WAR 0
|
||||
+#define BCM1250_M3_WAR 0
|
||||
+#define SIBYTE_1956_WAR 0
|
||||
+#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
+#define MIPS_CACHE_SYNC_WAR 0
|
||||
+#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
+#define RM9000_CDEX_SMP_WAR 0
|
||||
+#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
+#define R10000_LLSC_WAR 0
|
||||
+#define MIPS34K_MISSED_ITLB_WAR 0
|
||||
+
|
||||
+#endif /* __ASM_MIPS_MACH_JZ4740_WAR_H */
|
||||
--- a/arch/mips/kernel/cpu-probe.c
|
||||
+++ b/arch/mips/kernel/cpu-probe.c
|
||||
@@ -187,6 +187,7 @@ void __init check_wait(void)
|
||||
case CPU_BCM6358:
|
||||
case CPU_CAVIUM_OCTEON:
|
||||
case CPU_CAVIUM_OCTEON_PLUS:
|
||||
+ case CPU_JZRISC:
|
||||
cpu_wait = r4k_wait;
|
||||
break;
|
||||
|
||||
@@ -956,6 +957,22 @@ platform:
|
||||
}
|
||||
}
|
||||
|
||||
+static inline void cpu_probe_ingenic(struct cpuinfo_mips *c, unsigned int cpu)
|
||||
+{
|
||||
+ decode_configs(c);
|
||||
+ /* JZRISC does not implement the CP0 counter. */
|
||||
+ c->options &= ~MIPS_CPU_COUNTER;
|
||||
+ switch (c->processor_id & 0xff00) {
|
||||
+ case PRID_IMP_JZRISC:
|
||||
+ c->cputype = CPU_JZRISC;
|
||||
+ __cpu_name[cpu] = "Ingenic JZRISC";
|
||||
+ break;
|
||||
+ default:
|
||||
+ panic("Unknown Ingenic Processor ID!");
|
||||
+ break;
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
const char *__cpu_name[NR_CPUS];
|
||||
const char *__elf_platform;
|
||||
|
||||
@@ -994,6 +1011,9 @@ __cpuinit void cpu_probe(void)
|
||||
case PRID_COMP_CAVIUM:
|
||||
cpu_probe_cavium(c, cpu);
|
||||
break;
|
||||
+ case PRID_COMP_INGENIC:
|
||||
+ cpu_probe_ingenic(c, cpu);
|
||||
+ break;
|
||||
}
|
||||
|
||||
BUG_ON(!__cpu_name[cpu]);
|
||||
--- a/arch/mips/mm/tlbex.c
|
||||
+++ b/arch/mips/mm/tlbex.c
|
||||
@@ -409,6 +409,11 @@ static void __cpuinit build_tlb_write_en
|
||||
tlbw(p);
|
||||
break;
|
||||
|
||||
+ case CPU_JZRISC:
|
||||
+ tlbw(p);
|
||||
+ uasm_i_nop(p);
|
||||
+ break;
|
||||
+
|
||||
default:
|
||||
panic("No TLB refill handler yet (CPU type: %d)",
|
||||
current_cpu_data.cputype);
|
334
target/linux/xburst/patches-2.6.35/002-xburst-cache-quirks.patch
Normal file
334
target/linux/xburst/patches-2.6.35/002-xburst-cache-quirks.patch
Normal file
@ -0,0 +1,334 @@
|
||||
From 296b9882edc2e6779e6c3d97f537166aa2334b93 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 24 Apr 2010 17:34:29 +0200
|
||||
Subject: [PATCH] JZ4740 cache quirks
|
||||
|
||||
---
|
||||
arch/mips/include/asm/r4kcache.h | 231 ++++++++++++++++++++++++++++++++++++++
|
||||
1 files changed, 231 insertions(+), 0 deletions(-)
|
||||
|
||||
--- a/arch/mips/include/asm/r4kcache.h
|
||||
+++ b/arch/mips/include/asm/r4kcache.h
|
||||
@@ -17,6 +17,58 @@
|
||||
#include <asm/cpu-features.h>
|
||||
#include <asm/mipsmtregs.h>
|
||||
|
||||
+#ifdef CONFIG_JZRISC
|
||||
+
|
||||
+#define K0_TO_K1() \
|
||||
+do { \
|
||||
+ unsigned long __k0_addr; \
|
||||
+ \
|
||||
+ __asm__ __volatile__( \
|
||||
+ "la %0, 1f\n\t" \
|
||||
+ "or %0, %0, %1\n\t" \
|
||||
+ "jr %0\n\t" \
|
||||
+ "nop\n\t" \
|
||||
+ "1: nop\n" \
|
||||
+ : "=&r"(__k0_addr) \
|
||||
+ : "r" (0x20000000) ); \
|
||||
+} while(0)
|
||||
+
|
||||
+#define K1_TO_K0() \
|
||||
+do { \
|
||||
+ unsigned long __k0_addr; \
|
||||
+ __asm__ __volatile__( \
|
||||
+ "nop;nop;nop;nop;nop;nop;nop\n\t" \
|
||||
+ "la %0, 1f\n\t" \
|
||||
+ "jr %0\n\t" \
|
||||
+ "nop\n\t" \
|
||||
+ "1: nop\n" \
|
||||
+ : "=&r" (__k0_addr)); \
|
||||
+} while (0)
|
||||
+
|
||||
+#define INVALIDATE_BTB() \
|
||||
+do { \
|
||||
+ unsigned long tmp; \
|
||||
+ __asm__ __volatile__( \
|
||||
+ ".set mips32\n\t" \
|
||||
+ "mfc0 %0, $16, 7\n\t" \
|
||||
+ "nop\n\t" \
|
||||
+ "ori %0, 2\n\t" \
|
||||
+ "mtc0 %0, $16, 7\n\t" \
|
||||
+ "nop\n\t" \
|
||||
+ : "=&r" (tmp)); \
|
||||
+} while (0)
|
||||
+
|
||||
+#define SYNC_WB() __asm__ __volatile__ ("sync")
|
||||
+
|
||||
+#else /* CONFIG_JZRISC */
|
||||
+
|
||||
+#define K0_TO_K1() do { } while (0)
|
||||
+#define K1_TO_K0() do { } while (0)
|
||||
+#define INVALIDATE_BTB() do { } while (0)
|
||||
+#define SYNC_WB() do { } while (0)
|
||||
+
|
||||
+#endif /* CONFIG_JZRISC */
|
||||
+
|
||||
/*
|
||||
* This macro return a properly sign-extended address suitable as base address
|
||||
* for indexed cache operations. Two issues here:
|
||||
@@ -144,6 +196,7 @@ static inline void flush_icache_line_ind
|
||||
{
|
||||
__iflush_prologue
|
||||
cache_op(Index_Invalidate_I, addr);
|
||||
+ INVALIDATE_BTB();
|
||||
__iflush_epilogue
|
||||
}
|
||||
|
||||
@@ -151,6 +204,7 @@ static inline void flush_dcache_line_ind
|
||||
{
|
||||
__dflush_prologue
|
||||
cache_op(Index_Writeback_Inv_D, addr);
|
||||
+ SYNC_WB();
|
||||
__dflush_epilogue
|
||||
}
|
||||
|
||||
@@ -163,6 +217,7 @@ static inline void flush_icache_line(uns
|
||||
{
|
||||
__iflush_prologue
|
||||
cache_op(Hit_Invalidate_I, addr);
|
||||
+ INVALIDATE_BTB();
|
||||
__iflush_epilogue
|
||||
}
|
||||
|
||||
@@ -170,6 +225,7 @@ static inline void flush_dcache_line(uns
|
||||
{
|
||||
__dflush_prologue
|
||||
cache_op(Hit_Writeback_Inv_D, addr);
|
||||
+ SYNC_WB();
|
||||
__dflush_epilogue
|
||||
}
|
||||
|
||||
@@ -177,6 +233,7 @@ static inline void invalidate_dcache_lin
|
||||
{
|
||||
__dflush_prologue
|
||||
cache_op(Hit_Invalidate_D, addr);
|
||||
+ SYNC_WB();
|
||||
__dflush_epilogue
|
||||
}
|
||||
|
||||
@@ -209,6 +266,7 @@ static inline void flush_scache_line(uns
|
||||
static inline void protected_flush_icache_line(unsigned long addr)
|
||||
{
|
||||
protected_cache_op(Hit_Invalidate_I, addr);
|
||||
+ INVALIDATE_BTB();
|
||||
}
|
||||
|
||||
/*
|
||||
@@ -220,6 +278,7 @@ static inline void protected_flush_icach
|
||||
static inline void protected_writeback_dcache_line(unsigned long addr)
|
||||
{
|
||||
protected_cache_op(Hit_Writeback_Inv_D, addr);
|
||||
+ SYNC_WB();
|
||||
}
|
||||
|
||||
static inline void protected_writeback_scache_line(unsigned long addr)
|
||||
@@ -396,8 +455,10 @@ static inline void blast_##pfx##cache##l
|
||||
__BUILD_BLAST_CACHE(d, dcache, Index_Writeback_Inv_D, Hit_Writeback_Inv_D, 16)
|
||||
__BUILD_BLAST_CACHE(i, icache, Index_Invalidate_I, Hit_Invalidate_I, 16)
|
||||
__BUILD_BLAST_CACHE(s, scache, Index_Writeback_Inv_SD, Hit_Writeback_Inv_SD, 16)
|
||||
+#ifndef CONFIG_JZRISC
|
||||
__BUILD_BLAST_CACHE(d, dcache, Index_Writeback_Inv_D, Hit_Writeback_Inv_D, 32)
|
||||
__BUILD_BLAST_CACHE(i, icache, Index_Invalidate_I, Hit_Invalidate_I, 32)
|
||||
+#endif
|
||||
__BUILD_BLAST_CACHE(s, scache, Index_Writeback_Inv_SD, Hit_Writeback_Inv_SD, 32)
|
||||
__BUILD_BLAST_CACHE(d, dcache, Index_Writeback_Inv_D, Hit_Writeback_Inv_D, 64)
|
||||
__BUILD_BLAST_CACHE(i, icache, Index_Invalidate_I, Hit_Invalidate_I, 64)
|
||||
@@ -405,12 +466,122 @@ __BUILD_BLAST_CACHE(s, scache, Index_Wri
|
||||
__BUILD_BLAST_CACHE(s, scache, Index_Writeback_Inv_SD, Hit_Writeback_Inv_SD, 128)
|
||||
|
||||
__BUILD_BLAST_CACHE(inv_d, dcache, Index_Writeback_Inv_D, Hit_Invalidate_D, 16)
|
||||
+#ifndef CONFIG_JZRISC
|
||||
__BUILD_BLAST_CACHE(inv_d, dcache, Index_Writeback_Inv_D, Hit_Invalidate_D, 32)
|
||||
+#endif
|
||||
__BUILD_BLAST_CACHE(inv_s, scache, Index_Writeback_Inv_SD, Hit_Invalidate_SD, 16)
|
||||
__BUILD_BLAST_CACHE(inv_s, scache, Index_Writeback_Inv_SD, Hit_Invalidate_SD, 32)
|
||||
__BUILD_BLAST_CACHE(inv_s, scache, Index_Writeback_Inv_SD, Hit_Invalidate_SD, 64)
|
||||
__BUILD_BLAST_CACHE(inv_s, scache, Index_Writeback_Inv_SD, Hit_Invalidate_SD, 128)
|
||||
|
||||
+#ifdef CONFIG_JZRISC
|
||||
+
|
||||
+static inline void blast_dcache32(void)
|
||||
+{
|
||||
+ unsigned long start = INDEX_BASE;
|
||||
+ unsigned long end = start + current_cpu_data.dcache.waysize;
|
||||
+ unsigned long ws_inc = 1UL << current_cpu_data.dcache.waybit;
|
||||
+ unsigned long ws_end = current_cpu_data.dcache.ways <<
|
||||
+ current_cpu_data.dcache.waybit;
|
||||
+ unsigned long ws, addr;
|
||||
+
|
||||
+ for (ws = 0; ws < ws_end; ws += ws_inc)
|
||||
+ for (addr = start; addr < end; addr += 0x400)
|
||||
+ cache32_unroll32(addr|ws,Index_Writeback_Inv_D);
|
||||
+
|
||||
+ SYNC_WB();
|
||||
+}
|
||||
+
|
||||
+static inline void blast_dcache32_page(unsigned long page)
|
||||
+{
|
||||
+ unsigned long start = page;
|
||||
+ unsigned long end = page + PAGE_SIZE;
|
||||
+
|
||||
+ do {
|
||||
+ cache32_unroll32(start,Hit_Writeback_Inv_D);
|
||||
+ start += 0x400;
|
||||
+ } while (start < end);
|
||||
+
|
||||
+ SYNC_WB();
|
||||
+}
|
||||
+
|
||||
+static inline void blast_dcache32_page_indexed(unsigned long page)
|
||||
+{
|
||||
+ unsigned long indexmask = current_cpu_data.dcache.waysize - 1;
|
||||
+ unsigned long start = INDEX_BASE + (page & indexmask);
|
||||
+ unsigned long end = start + PAGE_SIZE;
|
||||
+ unsigned long ws_inc = 1UL << current_cpu_data.dcache.waybit;
|
||||
+ unsigned long ws_end = current_cpu_data.dcache.ways <<
|
||||
+ current_cpu_data.dcache.waybit;
|
||||
+ unsigned long ws, addr;
|
||||
+
|
||||
+ for (ws = 0; ws < ws_end; ws += ws_inc)
|
||||
+ for (addr = start; addr < end; addr += 0x400)
|
||||
+ cache32_unroll32(addr|ws,Index_Writeback_Inv_D);
|
||||
+
|
||||
+ SYNC_WB();
|
||||
+}
|
||||
+
|
||||
+static inline void blast_icache32(void)
|
||||
+{
|
||||
+ unsigned long start = INDEX_BASE;
|
||||
+ unsigned long end = start + current_cpu_data.icache.waysize;
|
||||
+ unsigned long ws_inc = 1UL << current_cpu_data.icache.waybit;
|
||||
+ unsigned long ws_end = current_cpu_data.icache.ways <<
|
||||
+ current_cpu_data.icache.waybit;
|
||||
+ unsigned long ws, addr;
|
||||
+
|
||||
+ K0_TO_K1();
|
||||
+
|
||||
+ for (ws = 0; ws < ws_end; ws += ws_inc)
|
||||
+ for (addr = start; addr < end; addr += 0x400)
|
||||
+ cache32_unroll32(addr|ws,Index_Invalidate_I);
|
||||
+
|
||||
+ INVALIDATE_BTB();
|
||||
+
|
||||
+ K1_TO_K0();
|
||||
+}
|
||||
+
|
||||
+static inline void blast_icache32_page(unsigned long page)
|
||||
+{
|
||||
+ unsigned long start = page;
|
||||
+ unsigned long end = page + PAGE_SIZE;
|
||||
+
|
||||
+ K0_TO_K1();
|
||||
+
|
||||
+ do {
|
||||
+ cache32_unroll32(start,Hit_Invalidate_I);
|
||||
+ start += 0x400;
|
||||
+ } while (start < end);
|
||||
+
|
||||
+ INVALIDATE_BTB();
|
||||
+
|
||||
+ K1_TO_K0();
|
||||
+}
|
||||
+
|
||||
+static inline void blast_icache32_page_indexed(unsigned long page)
|
||||
+{
|
||||
+ unsigned long indexmask = current_cpu_data.icache.waysize - 1;
|
||||
+ unsigned long start = INDEX_BASE + (page & indexmask);
|
||||
+ unsigned long end = start + PAGE_SIZE;
|
||||
+ unsigned long ws_inc = 1UL << current_cpu_data.icache.waybit;
|
||||
+ unsigned long ws_end = current_cpu_data.icache.ways <<
|
||||
+ current_cpu_data.icache.waybit;
|
||||
+ unsigned long ws, addr;
|
||||
+
|
||||
+ K0_TO_K1();
|
||||
+
|
||||
+ for (ws = 0; ws < ws_end; ws += ws_inc)
|
||||
+ for (addr = start; addr < end; addr += 0x400)
|
||||
+ cache32_unroll32(addr|ws,Index_Invalidate_I);
|
||||
+
|
||||
+ INVALIDATE_BTB();
|
||||
+
|
||||
+ K1_TO_K0();
|
||||
+}
|
||||
+
|
||||
+#endif /* CONFIG_JZRISC */
|
||||
+
|
||||
/* build blast_xxx_range, protected_blast_xxx_range */
|
||||
#define __BUILD_BLAST_CACHE_RANGE(pfx, desc, hitop, prot) \
|
||||
static inline void prot##blast_##pfx##cache##_range(unsigned long start, \
|
||||
@@ -432,13 +603,73 @@ static inline void prot##blast_##pfx##ca
|
||||
__##pfx##flush_epilogue \
|
||||
}
|
||||
|
||||
+#ifndef CONFIG_JZRISC
|
||||
__BUILD_BLAST_CACHE_RANGE(d, dcache, Hit_Writeback_Inv_D, protected_)
|
||||
+#endif
|
||||
__BUILD_BLAST_CACHE_RANGE(s, scache, Hit_Writeback_Inv_SD, protected_)
|
||||
+#ifndef CONFIG_JZRISC
|
||||
__BUILD_BLAST_CACHE_RANGE(i, icache, Hit_Invalidate_I, protected_)
|
||||
__BUILD_BLAST_CACHE_RANGE(d, dcache, Hit_Writeback_Inv_D, )
|
||||
+#endif
|
||||
__BUILD_BLAST_CACHE_RANGE(s, scache, Hit_Writeback_Inv_SD, )
|
||||
/* blast_inv_dcache_range */
|
||||
__BUILD_BLAST_CACHE_RANGE(inv_d, dcache, Hit_Invalidate_D, )
|
||||
__BUILD_BLAST_CACHE_RANGE(inv_s, scache, Hit_Invalidate_SD, )
|
||||
|
||||
+#ifdef CONFIG_JZRISC
|
||||
+
|
||||
+static inline void protected_blast_dcache_range(unsigned long start,
|
||||
+ unsigned long end)
|
||||
+{
|
||||
+ unsigned long lsize = cpu_dcache_line_size();
|
||||
+ unsigned long addr = start & ~(lsize - 1);
|
||||
+ unsigned long aend = (end - 1) & ~(lsize - 1);
|
||||
+
|
||||
+ while (1) {
|
||||
+ protected_cache_op(Hit_Writeback_Inv_D, addr);
|
||||
+ if (addr == aend)
|
||||
+ break;
|
||||
+ addr += lsize;
|
||||
+ }
|
||||
+ SYNC_WB();
|
||||
+}
|
||||
+
|
||||
+static inline void protected_blast_icache_range(unsigned long start,
|
||||
+ unsigned long end)
|
||||
+{
|
||||
+ unsigned long lsize = cpu_icache_line_size();
|
||||
+ unsigned long addr = start & ~(lsize - 1);
|
||||
+ unsigned long aend = (end - 1) & ~(lsize - 1);
|
||||
+
|
||||
+ K0_TO_K1();
|
||||
+
|
||||
+ while (1) {
|
||||
+ protected_cache_op(Hit_Invalidate_I, addr);
|
||||
+ if (addr == aend)
|
||||
+ break;
|
||||
+ addr += lsize;
|
||||
+ }
|
||||
+ INVALIDATE_BTB();
|
||||
+
|
||||
+ K1_TO_K0();
|
||||
+}
|
||||
+
|
||||
+static inline void blast_dcache_range(unsigned long start,
|
||||
+ unsigned long end)
|
||||
+{
|
||||
+ unsigned long lsize = cpu_dcache_line_size();
|
||||
+ unsigned long addr = start & ~(lsize - 1);
|
||||
+ unsigned long aend = (end - 1) & ~(lsize - 1);
|
||||
+
|
||||
+ while (1) {
|
||||
+ cache_op(Hit_Writeback_Inv_D, addr);
|
||||
+ if (addr == aend)
|
||||
+ break;
|
||||
+ addr += lsize;
|
||||
+ }
|
||||
+ SYNC_WB();
|
||||
+}
|
||||
+
|
||||
+#endif /* CONFIG_JZRISC */
|
||||
+
|
||||
#endif /* _ASM_R4KCACHE_H */
|
1173
target/linux/xburst/patches-2.6.35/003-clock_api.patch
Normal file
1173
target/linux/xburst/patches-2.6.35/003-clock_api.patch
Normal file
File diff suppressed because it is too large
Load Diff
275
target/linux/xburst/patches-2.6.35/004-irq.patch
Normal file
275
target/linux/xburst/patches-2.6.35/004-irq.patch
Normal file
@ -0,0 +1,275 @@
|
||||
From f6a9c8215a4553357b8a1939fafb2d6dfbacf944 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 17 Jul 2010 11:08:43 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add IRQ handler code
|
||||
|
||||
Add support for IRQ handling on a JZ4740 SoC.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1465/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/include/asm/mach-jz4740/irq.h | 57 +++++++++++
|
||||
arch/mips/jz4740/irq.c | 167 +++++++++++++++++++++++++++++++
|
||||
arch/mips/jz4740/irq.h | 21 ++++
|
||||
3 files changed, 245 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/irq.h
|
||||
create mode 100644 arch/mips/jz4740/irq.c
|
||||
create mode 100644 arch/mips/jz4740/irq.h
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/irq.h
|
||||
@@ -0,0 +1,57 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 IRQ definitions
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __ASM_MACH_JZ4740_IRQ_H__
|
||||
+#define __ASM_MACH_JZ4740_IRQ_H__
|
||||
+
|
||||
+#define MIPS_CPU_IRQ_BASE 0
|
||||
+#define JZ4740_IRQ_BASE 8
|
||||
+
|
||||
+/* 1st-level interrupts */
|
||||
+#define JZ4740_IRQ(x) (JZ4740_IRQ_BASE + (x))
|
||||
+#define JZ4740_IRQ_I2C JZ4740_IRQ(1)
|
||||
+#define JZ4740_IRQ_UHC JZ4740_IRQ(3)
|
||||
+#define JZ4740_IRQ_UART1 JZ4740_IRQ(8)
|
||||
+#define JZ4740_IRQ_UART0 JZ4740_IRQ(9)
|
||||
+#define JZ4740_IRQ_SADC JZ4740_IRQ(12)
|
||||
+#define JZ4740_IRQ_MSC JZ4740_IRQ(14)
|
||||
+#define JZ4740_IRQ_RTC JZ4740_IRQ(15)
|
||||
+#define JZ4740_IRQ_SSI JZ4740_IRQ(16)
|
||||
+#define JZ4740_IRQ_CIM JZ4740_IRQ(17)
|
||||
+#define JZ4740_IRQ_AIC JZ4740_IRQ(18)
|
||||
+#define JZ4740_IRQ_ETH JZ4740_IRQ(19)
|
||||
+#define JZ4740_IRQ_DMAC JZ4740_IRQ(20)
|
||||
+#define JZ4740_IRQ_TCU2 JZ4740_IRQ(21)
|
||||
+#define JZ4740_IRQ_TCU1 JZ4740_IRQ(22)
|
||||
+#define JZ4740_IRQ_TCU0 JZ4740_IRQ(23)
|
||||
+#define JZ4740_IRQ_UDC JZ4740_IRQ(24)
|
||||
+#define JZ4740_IRQ_GPIO3 JZ4740_IRQ(25)
|
||||
+#define JZ4740_IRQ_GPIO2 JZ4740_IRQ(26)
|
||||
+#define JZ4740_IRQ_GPIO1 JZ4740_IRQ(27)
|
||||
+#define JZ4740_IRQ_GPIO0 JZ4740_IRQ(28)
|
||||
+#define JZ4740_IRQ_IPU JZ4740_IRQ(29)
|
||||
+#define JZ4740_IRQ_LCD JZ4740_IRQ(30)
|
||||
+
|
||||
+/* 2nd-level interrupts */
|
||||
+#define JZ4740_IRQ_DMA(x) (JZ4740_IRQ(32) + (X))
|
||||
+
|
||||
+#define JZ4740_IRQ_INTC_GPIO(x) (JZ4740_IRQ_GPIO0 - (x))
|
||||
+#define JZ4740_IRQ_GPIO(x) (JZ4740_IRQ(48) + (x))
|
||||
+
|
||||
+#define JZ4740_IRQ_ADC_BASE JZ4740_IRQ(176)
|
||||
+
|
||||
+#define NR_IRQS (JZ4740_IRQ_ADC_BASE + 6)
|
||||
+
|
||||
+#endif
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/irq.c
|
||||
@@ -0,0 +1,167 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 platform IRQ support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/errno.h>
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/types.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/ioport.h>
|
||||
+#include <linux/timex.h>
|
||||
+#include <linux/slab.h>
|
||||
+#include <linux/delay.h>
|
||||
+
|
||||
+#include <linux/debugfs.h>
|
||||
+#include <linux/seq_file.h>
|
||||
+
|
||||
+#include <asm/io.h>
|
||||
+#include <asm/mipsregs.h>
|
||||
+#include <asm/irq_cpu.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/base.h>
|
||||
+
|
||||
+static void __iomem *jz_intc_base;
|
||||
+static uint32_t jz_intc_wakeup;
|
||||
+static uint32_t jz_intc_saved;
|
||||
+
|
||||
+#define JZ_REG_INTC_STATUS 0x00
|
||||
+#define JZ_REG_INTC_MASK 0x04
|
||||
+#define JZ_REG_INTC_SET_MASK 0x08
|
||||
+#define JZ_REG_INTC_CLEAR_MASK 0x0c
|
||||
+#define JZ_REG_INTC_PENDING 0x10
|
||||
+
|
||||
+#define IRQ_BIT(x) BIT((x) - JZ4740_IRQ_BASE)
|
||||
+
|
||||
+static void intc_irq_unmask(unsigned int irq)
|
||||
+{
|
||||
+ writel(IRQ_BIT(irq), jz_intc_base + JZ_REG_INTC_CLEAR_MASK);
|
||||
+}
|
||||
+
|
||||
+static void intc_irq_mask(unsigned int irq)
|
||||
+{
|
||||
+ writel(IRQ_BIT(irq), jz_intc_base + JZ_REG_INTC_SET_MASK);
|
||||
+}
|
||||
+
|
||||
+static int intc_irq_set_wake(unsigned int irq, unsigned int on)
|
||||
+{
|
||||
+ if (on)
|
||||
+ jz_intc_wakeup |= IRQ_BIT(irq);
|
||||
+ else
|
||||
+ jz_intc_wakeup &= ~IRQ_BIT(irq);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct irq_chip intc_irq_type = {
|
||||
+ .name = "INTC",
|
||||
+ .mask = intc_irq_mask,
|
||||
+ .mask_ack = intc_irq_mask,
|
||||
+ .unmask = intc_irq_unmask,
|
||||
+ .set_wake = intc_irq_set_wake,
|
||||
+};
|
||||
+
|
||||
+static irqreturn_t jz4740_cascade(int irq, void *data)
|
||||
+{
|
||||
+ uint32_t irq_reg;
|
||||
+
|
||||
+ irq_reg = readl(jz_intc_base + JZ_REG_INTC_PENDING);
|
||||
+
|
||||
+ if (irq_reg)
|
||||
+ generic_handle_irq(__fls(irq_reg) + JZ4740_IRQ_BASE);
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static struct irqaction jz4740_cascade_action = {
|
||||
+ .handler = jz4740_cascade,
|
||||
+ .name = "JZ4740 cascade interrupt",
|
||||
+};
|
||||
+
|
||||
+void __init arch_init_irq(void)
|
||||
+{
|
||||
+ int i;
|
||||
+ mips_cpu_irq_init();
|
||||
+
|
||||
+ jz_intc_base = ioremap(JZ4740_INTC_BASE_ADDR, 0x14);
|
||||
+
|
||||
+ for (i = JZ4740_IRQ_BASE; i < JZ4740_IRQ_BASE + 32; i++) {
|
||||
+ intc_irq_mask(i);
|
||||
+ set_irq_chip_and_handler(i, &intc_irq_type, handle_level_irq);
|
||||
+ }
|
||||
+
|
||||
+ setup_irq(2, &jz4740_cascade_action);
|
||||
+}
|
||||
+
|
||||
+asmlinkage void plat_irq_dispatch(void)
|
||||
+{
|
||||
+ unsigned int pending = read_c0_status() & read_c0_cause() & ST0_IM;
|
||||
+ if (pending & STATUSF_IP2)
|
||||
+ do_IRQ(2);
|
||||
+ else if (pending & STATUSF_IP3)
|
||||
+ do_IRQ(3);
|
||||
+ else
|
||||
+ spurious_interrupt();
|
||||
+}
|
||||
+
|
||||
+void jz4740_intc_suspend(void)
|
||||
+{
|
||||
+ jz_intc_saved = readl(jz_intc_base + JZ_REG_INTC_MASK);
|
||||
+ writel(~jz_intc_wakeup, jz_intc_base + JZ_REG_INTC_SET_MASK);
|
||||
+ writel(jz_intc_wakeup, jz_intc_base + JZ_REG_INTC_CLEAR_MASK);
|
||||
+}
|
||||
+
|
||||
+void jz4740_intc_resume(void)
|
||||
+{
|
||||
+ writel(~jz_intc_saved, jz_intc_base + JZ_REG_INTC_CLEAR_MASK);
|
||||
+ writel(jz_intc_saved, jz_intc_base + JZ_REG_INTC_SET_MASK);
|
||||
+}
|
||||
+
|
||||
+#ifdef CONFIG_DEBUG_FS
|
||||
+
|
||||
+static inline void intc_seq_reg(struct seq_file *s, const char *name,
|
||||
+ unsigned int reg)
|
||||
+{
|
||||
+ seq_printf(s, "%s:\t\t%08x\n", name, readl(jz_intc_base + reg));
|
||||
+}
|
||||
+
|
||||
+static int intc_regs_show(struct seq_file *s, void *unused)
|
||||
+{
|
||||
+ intc_seq_reg(s, "Status", JZ_REG_INTC_STATUS);
|
||||
+ intc_seq_reg(s, "Mask", JZ_REG_INTC_MASK);
|
||||
+ intc_seq_reg(s, "Pending", JZ_REG_INTC_PENDING);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int intc_regs_open(struct inode *inode, struct file *file)
|
||||
+{
|
||||
+ return single_open(file, intc_regs_show, NULL);
|
||||
+}
|
||||
+
|
||||
+static const struct file_operations intc_regs_operations = {
|
||||
+ .open = intc_regs_open,
|
||||
+ .read = seq_read,
|
||||
+ .llseek = seq_lseek,
|
||||
+ .release = single_release,
|
||||
+};
|
||||
+
|
||||
+static int __init intc_debugfs_init(void)
|
||||
+{
|
||||
+ (void) debugfs_create_file("jz_regs_intc", S_IFREG | S_IRUGO,
|
||||
+ NULL, NULL, &intc_regs_operations);
|
||||
+ return 0;
|
||||
+}
|
||||
+subsys_initcall(intc_debugfs_init);
|
||||
+
|
||||
+#endif
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/irq.h
|
||||
@@ -0,0 +1,21 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __MIPS_JZ4740_IRQ_H__
|
||||
+#define __MIPS_JZ4740_IRQ_H__
|
||||
+
|
||||
+extern void jz4740_intc_suspend(void);
|
||||
+extern void jz4740_intc_resume(void);
|
||||
+
|
||||
+#endif
|
238
target/linux/xburst/patches-2.6.35/005-timer.patch
Normal file
238
target/linux/xburst/patches-2.6.35/005-timer.patch
Normal file
@ -0,0 +1,238 @@
|
||||
From ad817ad0a57d0fa6041071395d4cf0d2e9a44635 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 04:08:09 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add timer support
|
||||
|
||||
Add support for the timer/counter unit on a JZ4740 SoC. This code is used
|
||||
as a common base for the JZ4740 clocksource/clockevent implementation and
|
||||
PWM support.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1396/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/include/asm/mach-jz4740/timer.h | 22 +++++
|
||||
arch/mips/jz4740/timer.c | 48 ++++++++++
|
||||
arch/mips/jz4740/timer.h | 136 +++++++++++++++++++++++++++++
|
||||
3 files changed, 206 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/timer.h
|
||||
create mode 100644 arch/mips/jz4740/timer.c
|
||||
create mode 100644 arch/mips/jz4740/timer.h
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/timer.h
|
||||
@@ -0,0 +1,22 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 platform timer support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __ASM_MACH_JZ4740_TIMER
|
||||
+#define __ASM_MACH_JZ4740_TIMER
|
||||
+
|
||||
+void jz4740_timer_enable_watchdog(void);
|
||||
+void jz4740_timer_disable_watchdog(void);
|
||||
+
|
||||
+#endif
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/timer.c
|
||||
@@ -0,0 +1,48 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 platform timer support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/io.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+
|
||||
+#include "timer.h"
|
||||
+
|
||||
+#include <asm/mach-jz4740/base.h>
|
||||
+
|
||||
+void __iomem *jz4740_timer_base;
|
||||
+
|
||||
+void jz4740_timer_enable_watchdog(void)
|
||||
+{
|
||||
+ writel(BIT(16), jz4740_timer_base + JZ_REG_TIMER_STOP_CLEAR);
|
||||
+}
|
||||
+
|
||||
+void jz4740_timer_disable_watchdog(void)
|
||||
+{
|
||||
+ writel(BIT(16), jz4740_timer_base + JZ_REG_TIMER_STOP_SET);
|
||||
+}
|
||||
+
|
||||
+void __init jz4740_timer_init(void)
|
||||
+{
|
||||
+ jz4740_timer_base = ioremap(JZ4740_TCU_BASE_ADDR, 0x100);
|
||||
+
|
||||
+ if (!jz4740_timer_base)
|
||||
+ panic("Failed to ioremap timer registers");
|
||||
+
|
||||
+ /* Disable all timer clocks except for those used as system timers */
|
||||
+ writel(0x000100fc, jz4740_timer_base + JZ_REG_TIMER_STOP_SET);
|
||||
+
|
||||
+ /* Timer irqs are unmasked by default, mask them */
|
||||
+ writel(0x00ff00ff, jz4740_timer_base + JZ_REG_TIMER_MASK_SET);
|
||||
+}
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/timer.h
|
||||
@@ -0,0 +1,136 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 platform timer support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __MIPS_JZ4740_TIMER_H__
|
||||
+#define __MIPS_JZ4740_TIMER_H__
|
||||
+
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/io.h>
|
||||
+
|
||||
+#define JZ_REG_TIMER_STOP 0x0C
|
||||
+#define JZ_REG_TIMER_STOP_SET 0x1C
|
||||
+#define JZ_REG_TIMER_STOP_CLEAR 0x2C
|
||||
+#define JZ_REG_TIMER_ENABLE 0x00
|
||||
+#define JZ_REG_TIMER_ENABLE_SET 0x04
|
||||
+#define JZ_REG_TIMER_ENABLE_CLEAR 0x08
|
||||
+#define JZ_REG_TIMER_FLAG 0x10
|
||||
+#define JZ_REG_TIMER_FLAG_SET 0x14
|
||||
+#define JZ_REG_TIMER_FLAG_CLEAR 0x18
|
||||
+#define JZ_REG_TIMER_MASK 0x20
|
||||
+#define JZ_REG_TIMER_MASK_SET 0x24
|
||||
+#define JZ_REG_TIMER_MASK_CLEAR 0x28
|
||||
+
|
||||
+#define JZ_REG_TIMER_DFR(x) (((x) * 0x10) + 0x30)
|
||||
+#define JZ_REG_TIMER_DHR(x) (((x) * 0x10) + 0x34)
|
||||
+#define JZ_REG_TIMER_CNT(x) (((x) * 0x10) + 0x38)
|
||||
+#define JZ_REG_TIMER_CTRL(x) (((x) * 0x10) + 0x3C)
|
||||
+
|
||||
+#define JZ_TIMER_IRQ_HALF(x) BIT((x) + 0x10)
|
||||
+#define JZ_TIMER_IRQ_FULL(x) BIT(x)
|
||||
+
|
||||
+#define JZ_TIMER_CTRL_PWM_ABBRUPT_SHUTDOWN BIT(9)
|
||||
+#define JZ_TIMER_CTRL_PWM_ACTIVE_LOW BIT(8)
|
||||
+#define JZ_TIMER_CTRL_PWM_ENABLE BIT(7)
|
||||
+#define JZ_TIMER_CTRL_PRESCALE_MASK 0x1c
|
||||
+#define JZ_TIMER_CTRL_PRESCALE_OFFSET 0x3
|
||||
+#define JZ_TIMER_CTRL_PRESCALE_1 (0 << 3)
|
||||
+#define JZ_TIMER_CTRL_PRESCALE_4 (1 << 3)
|
||||
+#define JZ_TIMER_CTRL_PRESCALE_16 (2 << 3)
|
||||
+#define JZ_TIMER_CTRL_PRESCALE_64 (3 << 3)
|
||||
+#define JZ_TIMER_CTRL_PRESCALE_256 (4 << 3)
|
||||
+#define JZ_TIMER_CTRL_PRESCALE_1024 (5 << 3)
|
||||
+
|
||||
+#define JZ_TIMER_CTRL_PRESCALER(x) ((x) << JZ_TIMER_CTRL_PRESCALE_OFFSET)
|
||||
+
|
||||
+#define JZ_TIMER_CTRL_SRC_EXT BIT(2)
|
||||
+#define JZ_TIMER_CTRL_SRC_RTC BIT(1)
|
||||
+#define JZ_TIMER_CTRL_SRC_PCLK BIT(0)
|
||||
+
|
||||
+extern void __iomem *jz4740_timer_base;
|
||||
+void __init jz4740_timer_init(void);
|
||||
+
|
||||
+static inline void jz4740_timer_stop(unsigned int timer)
|
||||
+{
|
||||
+ writel(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_STOP_SET);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_timer_start(unsigned int timer)
|
||||
+{
|
||||
+ writel(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_STOP_CLEAR);
|
||||
+}
|
||||
+
|
||||
+static inline bool jz4740_timer_is_enabled(unsigned int timer)
|
||||
+{
|
||||
+ return readb(jz4740_timer_base + JZ_REG_TIMER_ENABLE) & BIT(timer);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_timer_enable(unsigned int timer)
|
||||
+{
|
||||
+ writeb(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_ENABLE_SET);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_timer_disable(unsigned int timer)
|
||||
+{
|
||||
+ writeb(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_ENABLE_CLEAR);
|
||||
+}
|
||||
+
|
||||
+
|
||||
+static inline void jz4740_timer_set_period(unsigned int timer, uint16_t period)
|
||||
+{
|
||||
+ writew(period, jz4740_timer_base + JZ_REG_TIMER_DFR(timer));
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_timer_set_duty(unsigned int timer, uint16_t duty)
|
||||
+{
|
||||
+ writew(duty, jz4740_timer_base + JZ_REG_TIMER_DHR(timer));
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_timer_set_count(unsigned int timer, uint16_t count)
|
||||
+{
|
||||
+ writew(count, jz4740_timer_base + JZ_REG_TIMER_CNT(timer));
|
||||
+}
|
||||
+
|
||||
+static inline uint16_t jz4740_timer_get_count(unsigned int timer)
|
||||
+{
|
||||
+ return readw(jz4740_timer_base + JZ_REG_TIMER_CNT(timer));
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_timer_ack_full(unsigned int timer)
|
||||
+{
|
||||
+ writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_FLAG_CLEAR);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_timer_irq_full_enable(unsigned int timer)
|
||||
+{
|
||||
+ writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_FLAG_CLEAR);
|
||||
+ writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_MASK_CLEAR);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_timer_irq_full_disable(unsigned int timer)
|
||||
+{
|
||||
+ writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_MASK_SET);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_timer_set_ctrl(unsigned int timer, uint16_t ctrl)
|
||||
+{
|
||||
+ writew(ctrl, jz4740_timer_base + JZ_REG_TIMER_CTRL(timer));
|
||||
+}
|
||||
+
|
||||
+static inline uint16_t jz4740_timer_get_ctrl(unsigned int timer)
|
||||
+{
|
||||
+ return readw(jz4740_timer_base + JZ_REG_TIMER_CTRL(timer));
|
||||
+}
|
||||
+
|
||||
+#endif
|
165
target/linux/xburst/patches-2.6.35/006-clocksource.patch
Normal file
165
target/linux/xburst/patches-2.6.35/006-clocksource.patch
Normal file
@ -0,0 +1,165 @@
|
||||
From ebf176a38105200dca51a96ad1535c8d56235653 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 04:08:10 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add clocksource/clockevent support.
|
||||
|
||||
Add clocksource and clockevent support for the timer/counter unit on
|
||||
JZ4740 SoCs.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1397/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/jz4740/time.c | 144 +++++++++++++++++++++++++++++++++++++++++++++++
|
||||
1 files changed, 144 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/jz4740/time.c
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/time.c
|
||||
@@ -0,0 +1,144 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 platform time support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/time.h>
|
||||
+
|
||||
+#include <linux/clockchips.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/irq.h>
|
||||
+#include <asm/time.h>
|
||||
+
|
||||
+#include "clock.h"
|
||||
+#include "timer.h"
|
||||
+
|
||||
+#define TIMER_CLOCKEVENT 0
|
||||
+#define TIMER_CLOCKSOURCE 1
|
||||
+
|
||||
+static uint16_t jz4740_jiffies_per_tick;
|
||||
+
|
||||
+static cycle_t jz4740_clocksource_read(struct clocksource *cs)
|
||||
+{
|
||||
+ return jz4740_timer_get_count(TIMER_CLOCKSOURCE);
|
||||
+}
|
||||
+
|
||||
+static struct clocksource jz4740_clocksource = {
|
||||
+ .name = "jz4740-timer",
|
||||
+ .rating = 200,
|
||||
+ .read = jz4740_clocksource_read,
|
||||
+ .mask = CLOCKSOURCE_MASK(16),
|
||||
+ .flags = CLOCK_SOURCE_IS_CONTINUOUS,
|
||||
+};
|
||||
+
|
||||
+static irqreturn_t jz4740_clockevent_irq(int irq, void *devid)
|
||||
+{
|
||||
+ struct clock_event_device *cd = devid;
|
||||
+
|
||||
+ jz4740_timer_ack_full(TIMER_CLOCKEVENT);
|
||||
+
|
||||
+ if (cd->mode != CLOCK_EVT_MODE_PERIODIC)
|
||||
+ jz4740_timer_disable(TIMER_CLOCKEVENT);
|
||||
+
|
||||
+ cd->event_handler(cd);
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static void jz4740_clockevent_set_mode(enum clock_event_mode mode,
|
||||
+ struct clock_event_device *cd)
|
||||
+{
|
||||
+ switch (mode) {
|
||||
+ case CLOCK_EVT_MODE_PERIODIC:
|
||||
+ jz4740_timer_set_count(TIMER_CLOCKEVENT, 0);
|
||||
+ jz4740_timer_set_period(TIMER_CLOCKEVENT, jz4740_jiffies_per_tick);
|
||||
+ case CLOCK_EVT_MODE_RESUME:
|
||||
+ jz4740_timer_irq_full_enable(TIMER_CLOCKEVENT);
|
||||
+ jz4740_timer_enable(TIMER_CLOCKEVENT);
|
||||
+ break;
|
||||
+ case CLOCK_EVT_MODE_ONESHOT:
|
||||
+ case CLOCK_EVT_MODE_SHUTDOWN:
|
||||
+ jz4740_timer_disable(TIMER_CLOCKEVENT);
|
||||
+ break;
|
||||
+ default:
|
||||
+ break;
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
+static int jz4740_clockevent_set_next(unsigned long evt,
|
||||
+ struct clock_event_device *cd)
|
||||
+{
|
||||
+ jz4740_timer_set_count(TIMER_CLOCKEVENT, 0);
|
||||
+ jz4740_timer_set_period(TIMER_CLOCKEVENT, evt);
|
||||
+ jz4740_timer_enable(TIMER_CLOCKEVENT);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct clock_event_device jz4740_clockevent = {
|
||||
+ .name = "jz4740-timer",
|
||||
+ .features = CLOCK_EVT_FEAT_PERIODIC,
|
||||
+ .set_next_event = jz4740_clockevent_set_next,
|
||||
+ .set_mode = jz4740_clockevent_set_mode,
|
||||
+ .rating = 200,
|
||||
+ .irq = JZ4740_IRQ_TCU0,
|
||||
+};
|
||||
+
|
||||
+static struct irqaction timer_irqaction = {
|
||||
+ .handler = jz4740_clockevent_irq,
|
||||
+ .flags = IRQF_PERCPU | IRQF_TIMER,
|
||||
+ .name = "jz4740-timerirq",
|
||||
+ .dev_id = &jz4740_clockevent,
|
||||
+};
|
||||
+
|
||||
+void __init plat_time_init(void)
|
||||
+{
|
||||
+ int ret;
|
||||
+ uint32_t clk_rate;
|
||||
+ uint16_t ctrl;
|
||||
+
|
||||
+ jz4740_timer_init();
|
||||
+
|
||||
+ clk_rate = jz4740_clock_bdata.ext_rate >> 4;
|
||||
+ jz4740_jiffies_per_tick = DIV_ROUND_CLOSEST(clk_rate, HZ);
|
||||
+
|
||||
+ clockevent_set_clock(&jz4740_clockevent, clk_rate);
|
||||
+ jz4740_clockevent.min_delta_ns = clockevent_delta2ns(100, &jz4740_clockevent);
|
||||
+ jz4740_clockevent.max_delta_ns = clockevent_delta2ns(0xffff, &jz4740_clockevent);
|
||||
+ jz4740_clockevent.cpumask = cpumask_of(0);
|
||||
+
|
||||
+ clockevents_register_device(&jz4740_clockevent);
|
||||
+
|
||||
+ clocksource_set_clock(&jz4740_clocksource, clk_rate);
|
||||
+ ret = clocksource_register(&jz4740_clocksource);
|
||||
+
|
||||
+ if (ret)
|
||||
+ printk(KERN_ERR "Failed to register clocksource: %d\n", ret);
|
||||
+
|
||||
+ setup_irq(JZ4740_IRQ_TCU0, &timer_irqaction);
|
||||
+
|
||||
+ ctrl = JZ_TIMER_CTRL_PRESCALE_16 | JZ_TIMER_CTRL_SRC_EXT;
|
||||
+
|
||||
+ jz4740_timer_set_ctrl(TIMER_CLOCKEVENT, ctrl);
|
||||
+ jz4740_timer_set_ctrl(TIMER_CLOCKSOURCE, ctrl);
|
||||
+
|
||||
+ jz4740_timer_set_period(TIMER_CLOCKEVENT, jz4740_jiffies_per_tick);
|
||||
+ jz4740_timer_irq_full_enable(TIMER_CLOCKEVENT);
|
||||
+
|
||||
+ jz4740_timer_set_period(TIMER_CLOCKSOURCE, 0xffff);
|
||||
+
|
||||
+ jz4740_timer_enable(TIMER_CLOCKEVENT);
|
||||
+ jz4740_timer_enable(TIMER_CLOCKSOURCE);
|
||||
+}
|
171
target/linux/xburst/patches-2.6.35/007-power-management.patch
Normal file
171
target/linux/xburst/patches-2.6.35/007-power-management.patch
Normal file
@ -0,0 +1,171 @@
|
||||
From 0c5476ab44aaffafcdce4885f09e86b300eb2241 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 04:08:11 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add power-management and system reset support
|
||||
|
||||
Add support for suspend/resume and poweroff/reboot on a JZ4740 SoC.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1398/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/jz4740/pm.c | 56 ++++++++++++++++++++++++++++++++
|
||||
arch/mips/jz4740/reset.c | 79 ++++++++++++++++++++++++++++++++++++++++++++++
|
||||
arch/mips/jz4740/reset.h | 6 +++
|
||||
3 files changed, 141 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/jz4740/pm.c
|
||||
create mode 100644 arch/mips/jz4740/reset.c
|
||||
create mode 100644 arch/mips/jz4740/reset.h
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/pm.c
|
||||
@@ -0,0 +1,56 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 SoC power management support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/pm.h>
|
||||
+#include <linux/delay.h>
|
||||
+#include <linux/suspend.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/clock.h>
|
||||
+
|
||||
+#include "clock.h"
|
||||
+#include "irq.h"
|
||||
+
|
||||
+static int jz4740_pm_enter(suspend_state_t state)
|
||||
+{
|
||||
+ jz4740_intc_suspend();
|
||||
+ jz4740_clock_suspend();
|
||||
+
|
||||
+ jz4740_clock_set_wait_mode(JZ4740_WAIT_MODE_SLEEP);
|
||||
+
|
||||
+ __asm__(".set\tmips3\n\t"
|
||||
+ "wait\n\t"
|
||||
+ ".set\tmips0");
|
||||
+
|
||||
+ jz4740_clock_set_wait_mode(JZ4740_WAIT_MODE_IDLE);
|
||||
+
|
||||
+ jz4740_clock_resume();
|
||||
+ jz4740_intc_resume();
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct platform_suspend_ops jz4740_pm_ops = {
|
||||
+ .valid = suspend_valid_only_mem,
|
||||
+ .enter = jz4740_pm_enter,
|
||||
+};
|
||||
+
|
||||
+static int __init jz4740_pm_init(void)
|
||||
+{
|
||||
+ suspend_set_ops(&jz4740_pm_ops);
|
||||
+ return 0;
|
||||
+
|
||||
+}
|
||||
+late_initcall(jz4740_pm_init);
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/reset.c
|
||||
@@ -0,0 +1,79 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/io.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/pm.h>
|
||||
+
|
||||
+#include <asm/reboot.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/base.h>
|
||||
+#include <asm/mach-jz4740/timer.h>
|
||||
+
|
||||
+static void jz4740_halt(void)
|
||||
+{
|
||||
+ while (1) {
|
||||
+ __asm__(".set push;\n"
|
||||
+ ".set mips3;\n"
|
||||
+ "wait;\n"
|
||||
+ ".set pop;\n"
|
||||
+ );
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
+#define JZ_REG_WDT_DATA 0x00
|
||||
+#define JZ_REG_WDT_COUNTER_ENABLE 0x04
|
||||
+#define JZ_REG_WDT_COUNTER 0x08
|
||||
+#define JZ_REG_WDT_CTRL 0x0c
|
||||
+
|
||||
+static void jz4740_restart(char *command)
|
||||
+{
|
||||
+ void __iomem *wdt_base = ioremap(JZ4740_WDT_BASE_ADDR, 0x0f);
|
||||
+
|
||||
+ jz4740_timer_enable_watchdog();
|
||||
+
|
||||
+ writeb(0, wdt_base + JZ_REG_WDT_COUNTER_ENABLE);
|
||||
+
|
||||
+ writew(0, wdt_base + JZ_REG_WDT_COUNTER);
|
||||
+ writew(0, wdt_base + JZ_REG_WDT_DATA);
|
||||
+ writew(BIT(2), wdt_base + JZ_REG_WDT_CTRL);
|
||||
+
|
||||
+ writeb(1, wdt_base + JZ_REG_WDT_COUNTER_ENABLE);
|
||||
+ jz4740_halt();
|
||||
+}
|
||||
+
|
||||
+#define JZ_REG_RTC_CTRL 0x00
|
||||
+#define JZ_REG_RTC_HIBERNATE 0x20
|
||||
+
|
||||
+#define JZ_RTC_CTRL_WRDY BIT(7)
|
||||
+
|
||||
+static void jz4740_power_off(void)
|
||||
+{
|
||||
+ void __iomem *rtc_base = ioremap(JZ4740_RTC_BASE_ADDR, 0x24);
|
||||
+ uint32_t ctrl;
|
||||
+
|
||||
+ do {
|
||||
+ ctrl = readl(rtc_base + JZ_REG_RTC_CTRL);
|
||||
+ } while (!(ctrl & JZ_RTC_CTRL_WRDY));
|
||||
+
|
||||
+ writel(1, rtc_base + JZ_REG_RTC_HIBERNATE);
|
||||
+ jz4740_halt();
|
||||
+}
|
||||
+
|
||||
+void jz4740_reset_init(void)
|
||||
+{
|
||||
+ _machine_restart = jz4740_restart;
|
||||
+ _machine_halt = jz4740_halt;
|
||||
+ pm_power_off = jz4740_power_off;
|
||||
+}
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/reset.h
|
||||
@@ -0,0 +1,6 @@
|
||||
+#ifndef __MIPS_JZ4740_RESET_H__
|
||||
+#define __MIPS_JZ4740_RESET_H__
|
||||
+
|
||||
+extern void jz4740_reset_init(void);
|
||||
+
|
||||
+#endif
|
49
target/linux/xburst/patches-2.6.35/008-setup.patch
Normal file
49
target/linux/xburst/patches-2.6.35/008-setup.patch
Normal file
@ -0,0 +1,49 @@
|
||||
From 05e8cc3590af4f29d48346e626b980741d480f77 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 04:08:12 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add setup code
|
||||
|
||||
Add plat_mem_setup and get_system_type for JZ4740 SoCs.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1399/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/jz4740/setup.c | 29 +++++++++++++++++++++++++++++
|
||||
1 files changed, 29 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/jz4740/setup.c
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/setup.c
|
||||
@@ -0,0 +1,29 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 setup code
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/kernel.h>
|
||||
+
|
||||
+#include "reset.h"
|
||||
+
|
||||
+void __init plat_mem_setup(void)
|
||||
+{
|
||||
+ jz4740_reset_init();
|
||||
+}
|
||||
+
|
||||
+const char *get_system_type(void)
|
||||
+{
|
||||
+ return "JZ4740";
|
||||
+}
|
1027
target/linux/xburst/patches-2.6.35/009-gpio.patch
Normal file
1027
target/linux/xburst/patches-2.6.35/009-gpio.patch
Normal file
File diff suppressed because it is too large
Load Diff
404
target/linux/xburst/patches-2.6.35/010-dma.patch
Normal file
404
target/linux/xburst/patches-2.6.35/010-dma.patch
Normal file
@ -0,0 +1,404 @@
|
||||
From ced95a5a9d7a3ba168e8518d9b5004c9a0cad1fe Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 04:08:14 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add DMA support.
|
||||
|
||||
Add support for DMA transfers on JZ4740 SoCs.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1401/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/include/asm/mach-jz4740/dma.h | 90 ++++++++++
|
||||
arch/mips/jz4740/dma.c | 289 +++++++++++++++++++++++++++++++
|
||||
2 files changed, 379 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/dma.h
|
||||
create mode 100644 arch/mips/jz4740/dma.c
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/dma.h
|
||||
@@ -0,0 +1,90 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ7420/JZ4740 DMA definitions
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __ASM_MACH_JZ4740_DMA_H__
|
||||
+#define __ASM_MACH_JZ4740_DMA_H__
|
||||
+
|
||||
+struct jz4740_dma_chan;
|
||||
+
|
||||
+enum jz4740_dma_request_type {
|
||||
+ JZ4740_DMA_TYPE_AUTO_REQUEST = 8,
|
||||
+ JZ4740_DMA_TYPE_UART_TRANSMIT = 20,
|
||||
+ JZ4740_DMA_TYPE_UART_RECEIVE = 21,
|
||||
+ JZ4740_DMA_TYPE_SPI_TRANSMIT = 22,
|
||||
+ JZ4740_DMA_TYPE_SPI_RECEIVE = 23,
|
||||
+ JZ4740_DMA_TYPE_AIC_TRANSMIT = 24,
|
||||
+ JZ4740_DMA_TYPE_AIC_RECEIVE = 25,
|
||||
+ JZ4740_DMA_TYPE_MMC_TRANSMIT = 26,
|
||||
+ JZ4740_DMA_TYPE_MMC_RECEIVE = 27,
|
||||
+ JZ4740_DMA_TYPE_TCU = 28,
|
||||
+ JZ4740_DMA_TYPE_SADC = 29,
|
||||
+ JZ4740_DMA_TYPE_SLCD = 30,
|
||||
+};
|
||||
+
|
||||
+enum jz4740_dma_width {
|
||||
+ JZ4740_DMA_WIDTH_32BIT = 0,
|
||||
+ JZ4740_DMA_WIDTH_8BIT = 1,
|
||||
+ JZ4740_DMA_WIDTH_16BIT = 2,
|
||||
+};
|
||||
+
|
||||
+enum jz4740_dma_transfer_size {
|
||||
+ JZ4740_DMA_TRANSFER_SIZE_4BYTE = 0,
|
||||
+ JZ4740_DMA_TRANSFER_SIZE_1BYTE = 1,
|
||||
+ JZ4740_DMA_TRANSFER_SIZE_2BYTE = 2,
|
||||
+ JZ4740_DMA_TRANSFER_SIZE_16BYTE = 3,
|
||||
+ JZ4740_DMA_TRANSFER_SIZE_32BYTE = 4,
|
||||
+};
|
||||
+
|
||||
+enum jz4740_dma_flags {
|
||||
+ JZ4740_DMA_SRC_AUTOINC = 0x2,
|
||||
+ JZ4740_DMA_DST_AUTOINC = 0x1,
|
||||
+};
|
||||
+
|
||||
+enum jz4740_dma_mode {
|
||||
+ JZ4740_DMA_MODE_SINGLE = 0,
|
||||
+ JZ4740_DMA_MODE_BLOCK = 1,
|
||||
+};
|
||||
+
|
||||
+struct jz4740_dma_config {
|
||||
+ enum jz4740_dma_width src_width;
|
||||
+ enum jz4740_dma_width dst_width;
|
||||
+ enum jz4740_dma_transfer_size transfer_size;
|
||||
+ enum jz4740_dma_request_type request_type;
|
||||
+ enum jz4740_dma_flags flags;
|
||||
+ enum jz4740_dma_mode mode;
|
||||
+};
|
||||
+
|
||||
+typedef void (*jz4740_dma_complete_callback_t)(struct jz4740_dma_chan *, int, void *);
|
||||
+
|
||||
+struct jz4740_dma_chan *jz4740_dma_request(void *dev, const char *name);
|
||||
+void jz4740_dma_free(struct jz4740_dma_chan *dma);
|
||||
+
|
||||
+void jz4740_dma_configure(struct jz4740_dma_chan *dma,
|
||||
+ const struct jz4740_dma_config *config);
|
||||
+
|
||||
+
|
||||
+void jz4740_dma_enable(struct jz4740_dma_chan *dma);
|
||||
+void jz4740_dma_disable(struct jz4740_dma_chan *dma);
|
||||
+
|
||||
+void jz4740_dma_set_src_addr(struct jz4740_dma_chan *dma, dma_addr_t src);
|
||||
+void jz4740_dma_set_dst_addr(struct jz4740_dma_chan *dma, dma_addr_t dst);
|
||||
+void jz4740_dma_set_transfer_count(struct jz4740_dma_chan *dma, uint32_t count);
|
||||
+
|
||||
+uint32_t jz4740_dma_get_residue(const struct jz4740_dma_chan *dma);
|
||||
+
|
||||
+void jz4740_dma_set_complete_cb(struct jz4740_dma_chan *dma,
|
||||
+ jz4740_dma_complete_callback_t cb);
|
||||
+
|
||||
+#endif /* __ASM_JZ4740_DMA_H__ */
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/dma.c
|
||||
@@ -0,0 +1,289 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 SoC DMA support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/spinlock.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+
|
||||
+#include <linux/dma-mapping.h>
|
||||
+#include <asm/mach-jz4740/dma.h>
|
||||
+#include <asm/mach-jz4740/base.h>
|
||||
+
|
||||
+#define JZ_REG_DMA_SRC_ADDR(x) (0x00 + (x) * 0x20)
|
||||
+#define JZ_REG_DMA_DST_ADDR(x) (0x04 + (x) * 0x20)
|
||||
+#define JZ_REG_DMA_TRANSFER_COUNT(x) (0x08 + (x) * 0x20)
|
||||
+#define JZ_REG_DMA_REQ_TYPE(x) (0x0C + (x) * 0x20)
|
||||
+#define JZ_REG_DMA_STATUS_CTRL(x) (0x10 + (x) * 0x20)
|
||||
+#define JZ_REG_DMA_CMD(x) (0x14 + (x) * 0x20)
|
||||
+#define JZ_REG_DMA_DESC_ADDR(x) (0x18 + (x) * 0x20)
|
||||
+
|
||||
+#define JZ_REG_DMA_CTRL 0x300
|
||||
+#define JZ_REG_DMA_IRQ 0x304
|
||||
+#define JZ_REG_DMA_DOORBELL 0x308
|
||||
+#define JZ_REG_DMA_DOORBELL_SET 0x30C
|
||||
+
|
||||
+#define JZ_DMA_STATUS_CTRL_NO_DESC BIT(31)
|
||||
+#define JZ_DMA_STATUS_CTRL_DESC_INV BIT(6)
|
||||
+#define JZ_DMA_STATUS_CTRL_ADDR_ERR BIT(4)
|
||||
+#define JZ_DMA_STATUS_CTRL_TRANSFER_DONE BIT(3)
|
||||
+#define JZ_DMA_STATUS_CTRL_HALT BIT(2)
|
||||
+#define JZ_DMA_STATUS_CTRL_COUNT_TERMINATE BIT(1)
|
||||
+#define JZ_DMA_STATUS_CTRL_ENABLE BIT(0)
|
||||
+
|
||||
+#define JZ_DMA_CMD_SRC_INC BIT(23)
|
||||
+#define JZ_DMA_CMD_DST_INC BIT(22)
|
||||
+#define JZ_DMA_CMD_RDIL_MASK (0xf << 16)
|
||||
+#define JZ_DMA_CMD_SRC_WIDTH_MASK (0x3 << 14)
|
||||
+#define JZ_DMA_CMD_DST_WIDTH_MASK (0x3 << 12)
|
||||
+#define JZ_DMA_CMD_INTERVAL_LENGTH_MASK (0x7 << 8)
|
||||
+#define JZ_DMA_CMD_BLOCK_MODE BIT(7)
|
||||
+#define JZ_DMA_CMD_DESC_VALID BIT(4)
|
||||
+#define JZ_DMA_CMD_DESC_VALID_MODE BIT(3)
|
||||
+#define JZ_DMA_CMD_VALID_IRQ_ENABLE BIT(2)
|
||||
+#define JZ_DMA_CMD_TRANSFER_IRQ_ENABLE BIT(1)
|
||||
+#define JZ_DMA_CMD_LINK_ENABLE BIT(0)
|
||||
+
|
||||
+#define JZ_DMA_CMD_FLAGS_OFFSET 22
|
||||
+#define JZ_DMA_CMD_RDIL_OFFSET 16
|
||||
+#define JZ_DMA_CMD_SRC_WIDTH_OFFSET 14
|
||||
+#define JZ_DMA_CMD_DST_WIDTH_OFFSET 12
|
||||
+#define JZ_DMA_CMD_TRANSFER_SIZE_OFFSET 8
|
||||
+#define JZ_DMA_CMD_MODE_OFFSET 7
|
||||
+
|
||||
+#define JZ_DMA_CTRL_PRIORITY_MASK (0x3 << 8)
|
||||
+#define JZ_DMA_CTRL_HALT BIT(3)
|
||||
+#define JZ_DMA_CTRL_ADDRESS_ERROR BIT(2)
|
||||
+#define JZ_DMA_CTRL_ENABLE BIT(0)
|
||||
+
|
||||
+
|
||||
+static void __iomem *jz4740_dma_base;
|
||||
+static spinlock_t jz4740_dma_lock;
|
||||
+
|
||||
+static inline uint32_t jz4740_dma_read(size_t reg)
|
||||
+{
|
||||
+ return readl(jz4740_dma_base + reg);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_dma_write(size_t reg, uint32_t val)
|
||||
+{
|
||||
+ writel(val, jz4740_dma_base + reg);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_dma_write_mask(size_t reg, uint32_t val, uint32_t mask)
|
||||
+{
|
||||
+ uint32_t val2;
|
||||
+ val2 = jz4740_dma_read(reg);
|
||||
+ val2 &= ~mask;
|
||||
+ val2 |= val;
|
||||
+ jz4740_dma_write(reg, val2);
|
||||
+}
|
||||
+
|
||||
+struct jz4740_dma_chan {
|
||||
+ unsigned int id;
|
||||
+ void *dev;
|
||||
+ const char *name;
|
||||
+
|
||||
+ enum jz4740_dma_flags flags;
|
||||
+ uint32_t transfer_shift;
|
||||
+
|
||||
+ jz4740_dma_complete_callback_t complete_cb;
|
||||
+
|
||||
+ unsigned used:1;
|
||||
+};
|
||||
+
|
||||
+#define JZ4740_DMA_CHANNEL(_id) { .id = _id }
|
||||
+
|
||||
+struct jz4740_dma_chan jz4740_dma_channels[] = {
|
||||
+ JZ4740_DMA_CHANNEL(0),
|
||||
+ JZ4740_DMA_CHANNEL(1),
|
||||
+ JZ4740_DMA_CHANNEL(2),
|
||||
+ JZ4740_DMA_CHANNEL(3),
|
||||
+ JZ4740_DMA_CHANNEL(4),
|
||||
+ JZ4740_DMA_CHANNEL(5),
|
||||
+};
|
||||
+
|
||||
+struct jz4740_dma_chan *jz4740_dma_request(void *dev, const char *name)
|
||||
+{
|
||||
+ unsigned int i;
|
||||
+ struct jz4740_dma_chan *dma = NULL;
|
||||
+
|
||||
+ spin_lock(&jz4740_dma_lock);
|
||||
+
|
||||
+ for (i = 0; i < ARRAY_SIZE(jz4740_dma_channels); ++i) {
|
||||
+ if (!jz4740_dma_channels[i].used) {
|
||||
+ dma = &jz4740_dma_channels[i];
|
||||
+ dma->used = 1;
|
||||
+ break;
|
||||
+ }
|
||||
+ }
|
||||
+
|
||||
+ spin_unlock(&jz4740_dma_lock);
|
||||
+
|
||||
+ if (!dma)
|
||||
+ return NULL;
|
||||
+
|
||||
+ dma->dev = dev;
|
||||
+ dma->name = name;
|
||||
+
|
||||
+ return dma;
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_request);
|
||||
+
|
||||
+void jz4740_dma_configure(struct jz4740_dma_chan *dma,
|
||||
+ const struct jz4740_dma_config *config)
|
||||
+{
|
||||
+ uint32_t cmd;
|
||||
+
|
||||
+ switch (config->transfer_size) {
|
||||
+ case JZ4740_DMA_TRANSFER_SIZE_2BYTE:
|
||||
+ dma->transfer_shift = 1;
|
||||
+ break;
|
||||
+ case JZ4740_DMA_TRANSFER_SIZE_4BYTE:
|
||||
+ dma->transfer_shift = 2;
|
||||
+ break;
|
||||
+ case JZ4740_DMA_TRANSFER_SIZE_16BYTE:
|
||||
+ dma->transfer_shift = 4;
|
||||
+ break;
|
||||
+ case JZ4740_DMA_TRANSFER_SIZE_32BYTE:
|
||||
+ dma->transfer_shift = 5;
|
||||
+ break;
|
||||
+ default:
|
||||
+ dma->transfer_shift = 0;
|
||||
+ break;
|
||||
+ }
|
||||
+
|
||||
+ cmd = config->flags << JZ_DMA_CMD_FLAGS_OFFSET;
|
||||
+ cmd |= config->src_width << JZ_DMA_CMD_SRC_WIDTH_OFFSET;
|
||||
+ cmd |= config->dst_width << JZ_DMA_CMD_DST_WIDTH_OFFSET;
|
||||
+ cmd |= config->transfer_size << JZ_DMA_CMD_TRANSFER_SIZE_OFFSET;
|
||||
+ cmd |= config->mode << JZ_DMA_CMD_MODE_OFFSET;
|
||||
+ cmd |= JZ_DMA_CMD_TRANSFER_IRQ_ENABLE;
|
||||
+
|
||||
+ jz4740_dma_write(JZ_REG_DMA_CMD(dma->id), cmd);
|
||||
+ jz4740_dma_write(JZ_REG_DMA_STATUS_CTRL(dma->id), 0);
|
||||
+ jz4740_dma_write(JZ_REG_DMA_REQ_TYPE(dma->id), config->request_type);
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_configure);
|
||||
+
|
||||
+void jz4740_dma_set_src_addr(struct jz4740_dma_chan *dma, dma_addr_t src)
|
||||
+{
|
||||
+ jz4740_dma_write(JZ_REG_DMA_SRC_ADDR(dma->id), src);
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_set_src_addr);
|
||||
+
|
||||
+void jz4740_dma_set_dst_addr(struct jz4740_dma_chan *dma, dma_addr_t dst)
|
||||
+{
|
||||
+ jz4740_dma_write(JZ_REG_DMA_DST_ADDR(dma->id), dst);
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_set_dst_addr);
|
||||
+
|
||||
+void jz4740_dma_set_transfer_count(struct jz4740_dma_chan *dma, uint32_t count)
|
||||
+{
|
||||
+ count >>= dma->transfer_shift;
|
||||
+ jz4740_dma_write(JZ_REG_DMA_TRANSFER_COUNT(dma->id), count);
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_set_transfer_count);
|
||||
+
|
||||
+void jz4740_dma_set_complete_cb(struct jz4740_dma_chan *dma,
|
||||
+ jz4740_dma_complete_callback_t cb)
|
||||
+{
|
||||
+ dma->complete_cb = cb;
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_set_complete_cb);
|
||||
+
|
||||
+void jz4740_dma_free(struct jz4740_dma_chan *dma)
|
||||
+{
|
||||
+ dma->dev = NULL;
|
||||
+ dma->complete_cb = NULL;
|
||||
+ dma->used = 0;
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_free);
|
||||
+
|
||||
+void jz4740_dma_enable(struct jz4740_dma_chan *dma)
|
||||
+{
|
||||
+ jz4740_dma_write_mask(JZ_REG_DMA_STATUS_CTRL(dma->id),
|
||||
+ JZ_DMA_STATUS_CTRL_NO_DESC | JZ_DMA_STATUS_CTRL_ENABLE,
|
||||
+ JZ_DMA_STATUS_CTRL_HALT | JZ_DMA_STATUS_CTRL_NO_DESC |
|
||||
+ JZ_DMA_STATUS_CTRL_ENABLE);
|
||||
+
|
||||
+ jz4740_dma_write_mask(JZ_REG_DMA_CTRL,
|
||||
+ JZ_DMA_CTRL_ENABLE,
|
||||
+ JZ_DMA_CTRL_HALT | JZ_DMA_CTRL_ENABLE);
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_enable);
|
||||
+
|
||||
+void jz4740_dma_disable(struct jz4740_dma_chan *dma)
|
||||
+{
|
||||
+ jz4740_dma_write_mask(JZ_REG_DMA_STATUS_CTRL(dma->id), 0,
|
||||
+ JZ_DMA_STATUS_CTRL_ENABLE);
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_disable);
|
||||
+
|
||||
+uint32_t jz4740_dma_get_residue(const struct jz4740_dma_chan *dma)
|
||||
+{
|
||||
+ uint32_t residue;
|
||||
+ residue = jz4740_dma_read(JZ_REG_DMA_TRANSFER_COUNT(dma->id));
|
||||
+ return residue << dma->transfer_shift;
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_dma_get_residue);
|
||||
+
|
||||
+static void jz4740_dma_chan_irq(struct jz4740_dma_chan *dma)
|
||||
+{
|
||||
+ uint32_t status;
|
||||
+
|
||||
+ status = jz4740_dma_read(JZ_REG_DMA_STATUS_CTRL(dma->id));
|
||||
+
|
||||
+ jz4740_dma_write_mask(JZ_REG_DMA_STATUS_CTRL(dma->id), 0,
|
||||
+ JZ_DMA_STATUS_CTRL_ENABLE | JZ_DMA_STATUS_CTRL_TRANSFER_DONE);
|
||||
+
|
||||
+ if (dma->complete_cb)
|
||||
+ dma->complete_cb(dma, 0, dma->dev);
|
||||
+}
|
||||
+
|
||||
+static irqreturn_t jz4740_dma_irq(int irq, void *dev_id)
|
||||
+{
|
||||
+ uint32_t irq_status;
|
||||
+ unsigned int i;
|
||||
+
|
||||
+ irq_status = readl(jz4740_dma_base + JZ_REG_DMA_IRQ);
|
||||
+
|
||||
+ for (i = 0; i < 6; ++i) {
|
||||
+ if (irq_status & (1 << i))
|
||||
+ jz4740_dma_chan_irq(&jz4740_dma_channels[i]);
|
||||
+ }
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static int jz4740_dma_init(void)
|
||||
+{
|
||||
+ unsigned int ret;
|
||||
+
|
||||
+ jz4740_dma_base = ioremap(JZ4740_DMAC_BASE_ADDR, 0x400);
|
||||
+
|
||||
+ if (!jz4740_dma_base)
|
||||
+ return -EBUSY;
|
||||
+
|
||||
+ spin_lock_init(&jz4740_dma_lock);
|
||||
+
|
||||
+ ret = request_irq(JZ4740_IRQ_DMAC, jz4740_dma_irq, 0, "DMA", NULL);
|
||||
+
|
||||
+ if (ret)
|
||||
+ printk(KERN_ERR "JZ4740 DMA: Failed to request irq: %d\n", ret);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+arch_initcall(jz4740_dma_init);
|
197
target/linux/xburst/patches-2.6.35/011-pwm.patch
Normal file
197
target/linux/xburst/patches-2.6.35/011-pwm.patch
Normal file
@ -0,0 +1,197 @@
|
||||
From 5cd5a44b94b451ecaf593bb49919cfbb51ccb622 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 17 Jul 2010 11:12:20 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add PWM support
|
||||
|
||||
Add support for the PWM part of the timer unit on a JZ4740 SoC.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1468/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/jz4740/pwm.c | 177 ++++++++++++++++++++++++++++++++++++++++++++++++
|
||||
1 files changed, 177 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/jz4740/pwm.c
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/pwm.c
|
||||
@@ -0,0 +1,177 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 platform PWM support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/kernel.h>
|
||||
+
|
||||
+#include <linux/clk.h>
|
||||
+#include <linux/err.h>
|
||||
+#include <linux/pwm.h>
|
||||
+#include <linux/gpio.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/gpio.h>
|
||||
+#include "timer.h"
|
||||
+
|
||||
+static struct clk *jz4740_pwm_clk;
|
||||
+
|
||||
+DEFINE_MUTEX(jz4740_pwm_mutex);
|
||||
+
|
||||
+struct pwm_device {
|
||||
+ unsigned int id;
|
||||
+ unsigned int gpio;
|
||||
+ bool used;
|
||||
+};
|
||||
+
|
||||
+static struct pwm_device jz4740_pwm_list[] = {
|
||||
+ { 2, JZ_GPIO_PWM2, false },
|
||||
+ { 3, JZ_GPIO_PWM3, false },
|
||||
+ { 4, JZ_GPIO_PWM4, false },
|
||||
+ { 5, JZ_GPIO_PWM5, false },
|
||||
+ { 6, JZ_GPIO_PWM6, false },
|
||||
+ { 7, JZ_GPIO_PWM7, false },
|
||||
+};
|
||||
+
|
||||
+struct pwm_device *pwm_request(int id, const char *label)
|
||||
+{
|
||||
+ int ret = 0;
|
||||
+ struct pwm_device *pwm;
|
||||
+
|
||||
+ if (id < 2 || id > 7 || !jz4740_pwm_clk)
|
||||
+ return ERR_PTR(-ENODEV);
|
||||
+
|
||||
+ mutex_lock(&jz4740_pwm_mutex);
|
||||
+
|
||||
+ pwm = &jz4740_pwm_list[id - 2];
|
||||
+ if (pwm->used)
|
||||
+ ret = -EBUSY;
|
||||
+ else
|
||||
+ pwm->used = true;
|
||||
+
|
||||
+ mutex_unlock(&jz4740_pwm_mutex);
|
||||
+
|
||||
+ if (ret)
|
||||
+ return ERR_PTR(ret);
|
||||
+
|
||||
+ ret = gpio_request(pwm->gpio, label);
|
||||
+
|
||||
+ if (ret) {
|
||||
+ printk(KERN_ERR "Failed to request pwm gpio: %d\n", ret);
|
||||
+ pwm->used = false;
|
||||
+ return ERR_PTR(ret);
|
||||
+ }
|
||||
+
|
||||
+ jz_gpio_set_function(pwm->gpio, JZ_GPIO_FUNC_PWM);
|
||||
+
|
||||
+ jz4740_timer_start(id);
|
||||
+
|
||||
+ return pwm;
|
||||
+}
|
||||
+
|
||||
+void pwm_free(struct pwm_device *pwm)
|
||||
+{
|
||||
+ pwm_disable(pwm);
|
||||
+ jz4740_timer_set_ctrl(pwm->id, 0);
|
||||
+
|
||||
+ jz_gpio_set_function(pwm->gpio, JZ_GPIO_FUNC_NONE);
|
||||
+ gpio_free(pwm->gpio);
|
||||
+
|
||||
+ jz4740_timer_stop(pwm->id);
|
||||
+
|
||||
+ pwm->used = false;
|
||||
+}
|
||||
+
|
||||
+int pwm_config(struct pwm_device *pwm, int duty_ns, int period_ns)
|
||||
+{
|
||||
+ unsigned long long tmp;
|
||||
+ unsigned long period, duty;
|
||||
+ unsigned int prescaler = 0;
|
||||
+ unsigned int id = pwm->id;
|
||||
+ uint16_t ctrl;
|
||||
+ bool is_enabled;
|
||||
+
|
||||
+ if (duty_ns < 0 || duty_ns > period_ns)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ tmp = (unsigned long long)clk_get_rate(jz4740_pwm_clk) * period_ns;
|
||||
+ do_div(tmp, 1000000000);
|
||||
+ period = tmp;
|
||||
+
|
||||
+ while (period > 0xffff && prescaler < 6) {
|
||||
+ period >>= 2;
|
||||
+ ++prescaler;
|
||||
+ }
|
||||
+
|
||||
+ if (prescaler == 6)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ tmp = (unsigned long long)period * duty_ns;
|
||||
+ do_div(tmp, period_ns);
|
||||
+ duty = period - tmp;
|
||||
+
|
||||
+ if (duty >= period)
|
||||
+ duty = period - 1;
|
||||
+
|
||||
+ is_enabled = jz4740_timer_is_enabled(id);
|
||||
+ if (is_enabled)
|
||||
+ pwm_disable(pwm);
|
||||
+
|
||||
+ jz4740_timer_set_count(id, 0);
|
||||
+ jz4740_timer_set_duty(id, duty);
|
||||
+ jz4740_timer_set_period(id, period);
|
||||
+
|
||||
+ ctrl = JZ_TIMER_CTRL_PRESCALER(prescaler) | JZ_TIMER_CTRL_SRC_EXT |
|
||||
+ JZ_TIMER_CTRL_PWM_ABBRUPT_SHUTDOWN;
|
||||
+
|
||||
+ jz4740_timer_set_ctrl(id, ctrl);
|
||||
+
|
||||
+ if (is_enabled)
|
||||
+ pwm_enable(pwm);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+int pwm_enable(struct pwm_device *pwm)
|
||||
+{
|
||||
+ uint32_t ctrl = jz4740_timer_get_ctrl(pwm->id);
|
||||
+
|
||||
+ ctrl |= JZ_TIMER_CTRL_PWM_ENABLE;
|
||||
+ jz4740_timer_set_ctrl(pwm->id, ctrl);
|
||||
+ jz4740_timer_enable(pwm->id);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+void pwm_disable(struct pwm_device *pwm)
|
||||
+{
|
||||
+ uint32_t ctrl = jz4740_timer_get_ctrl(pwm->id);
|
||||
+
|
||||
+ ctrl &= ~JZ_TIMER_CTRL_PWM_ENABLE;
|
||||
+ jz4740_timer_disable(pwm->id);
|
||||
+ jz4740_timer_set_ctrl(pwm->id, ctrl);
|
||||
+}
|
||||
+
|
||||
+static int __init jz4740_pwm_init(void)
|
||||
+{
|
||||
+ int ret = 0;
|
||||
+
|
||||
+ jz4740_pwm_clk = clk_get(NULL, "ext");
|
||||
+
|
||||
+ if (IS_ERR(jz4740_pwm_clk)) {
|
||||
+ ret = PTR_ERR(jz4740_pwm_clk);
|
||||
+ jz4740_pwm_clk = NULL;
|
||||
+ }
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+subsys_initcall(jz4740_pwm_init);
|
82
target/linux/xburst/patches-2.6.35/012-serial.patch
Normal file
82
target/linux/xburst/patches-2.6.35/012-serial.patch
Normal file
@ -0,0 +1,82 @@
|
||||
From d9d3dc9a5a28b2bbb82fedca63aadae8ca540e94 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 04:08:16 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add serial support
|
||||
|
||||
The JZ4740 UART interface is almost 16550 compatible.
|
||||
The UART module needs to be enabled by setting a bit in the FCR register
|
||||
and it has support for receive timeout interrupts. Instead of adding yet
|
||||
another machine specific quirk to the 8250 serial driver we provide a
|
||||
serial_out implementation which sets the required additional flags.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1403/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/jz4740/serial.c | 33 +++++++++++++++++++++++++++++++++
|
||||
arch/mips/jz4740/serial.h | 20 ++++++++++++++++++++
|
||||
2 files changed, 53 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/jz4740/serial.c
|
||||
create mode 100644 arch/mips/jz4740/serial.h
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/serial.c
|
||||
@@ -0,0 +1,33 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 serial support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/io.h>
|
||||
+#include <linux/serial_core.h>
|
||||
+#include <linux/serial_reg.h>
|
||||
+
|
||||
+void jz4740_serial_out(struct uart_port *p, int offset, int value)
|
||||
+{
|
||||
+ switch (offset) {
|
||||
+ case UART_FCR:
|
||||
+ value |= 0x10; /* Enable uart module */
|
||||
+ break;
|
||||
+ case UART_IER:
|
||||
+ value |= (value & 0x4) << 2;
|
||||
+ break;
|
||||
+ default:
|
||||
+ break;
|
||||
+ }
|
||||
+ writeb(value, p->membase + (offset << p->regshift));
|
||||
+}
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/serial.h
|
||||
@@ -0,0 +1,20 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 serial support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __MIPS_JZ4740_SERIAL_H__
|
||||
+
|
||||
+void jz4740_serial_out(struct uart_port *p, int offset, int value);
|
||||
+
|
||||
+#endif
|
89
target/linux/xburst/patches-2.6.35/013-prom.patch
Normal file
89
target/linux/xburst/patches-2.6.35/013-prom.patch
Normal file
@ -0,0 +1,89 @@
|
||||
From c615e4c64389ef138c6a13afa744e09134db2c82 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 04:08:17 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add prom support
|
||||
|
||||
Add support for initializing arcs_cmdline on JZ4740 based machines and
|
||||
provides a prom_putchar implementation.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1404/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/jz4740/prom.c | 68 +++++++++++++++++++++++++++++++++++++++++++++++
|
||||
1 files changed, 68 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/jz4740/prom.c
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/prom.c
|
||||
@@ -0,0 +1,68 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 SoC prom code
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/string.h>
|
||||
+
|
||||
+#include <linux/serial_reg.h>
|
||||
+
|
||||
+#include <asm/bootinfo.h>
|
||||
+#include <asm/mach-jz4740/base.h>
|
||||
+
|
||||
+void jz4740_init_cmdline(int argc, char *argv[])
|
||||
+{
|
||||
+ unsigned int count = COMMAND_LINE_SIZE - 1;
|
||||
+ int i;
|
||||
+ char *dst = &(arcs_cmdline[0]);
|
||||
+ char *src;
|
||||
+
|
||||
+ for (i = 1; i < argc && count; ++i) {
|
||||
+ src = argv[i];
|
||||
+ while (*src && count) {
|
||||
+ *dst++ = *src++;
|
||||
+ --count;
|
||||
+ }
|
||||
+ *dst++ = ' ';
|
||||
+ }
|
||||
+ if (i > 1)
|
||||
+ --dst;
|
||||
+
|
||||
+ *dst = 0;
|
||||
+}
|
||||
+
|
||||
+void __init prom_init(void)
|
||||
+{
|
||||
+ jz4740_init_cmdline((int)fw_arg0, (char **)fw_arg1);
|
||||
+ mips_machtype = MACH_INGENIC_JZ4740;
|
||||
+}
|
||||
+
|
||||
+void __init prom_free_prom_memory(void)
|
||||
+{
|
||||
+}
|
||||
+
|
||||
+#define UART_REG(_reg) ((void __iomem *)CKSEG1ADDR(JZ4740_UART0_BASE_ADDR + (_reg << 2)))
|
||||
+
|
||||
+void prom_putchar(char c)
|
||||
+{
|
||||
+ uint8_t lsr;
|
||||
+
|
||||
+ do {
|
||||
+ lsr = readb(UART_REG(UART_LSR));
|
||||
+ } while ((lsr & UART_LSR_TEMT) == 0);
|
||||
+
|
||||
+ writeb(c, UART_REG(UART_TX));
|
||||
+}
|
352
target/linux/xburst/patches-2.6.35/014-platform-devices.patch
Normal file
352
target/linux/xburst/patches-2.6.35/014-platform-devices.patch
Normal file
@ -0,0 +1,352 @@
|
||||
From c7efc7b27ca91012c99618ad5efeec705671bd66 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 17 Jul 2010 11:13:29 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add platform devices
|
||||
|
||||
Add platform devices for all the JZ4740 platform drivers.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1469/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/include/asm/mach-jz4740/platform.h | 36 ++++
|
||||
arch/mips/jz4740/platform.c | 291 ++++++++++++++++++++++++++
|
||||
2 files changed, 327 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/platform.h
|
||||
create mode 100644 arch/mips/jz4740/platform.c
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/platform.h
|
||||
@@ -0,0 +1,36 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 platform device definitions
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+
|
||||
+#ifndef __JZ4740_PLATFORM_H
|
||||
+#define __JZ4740_PLATFORM_H
|
||||
+
|
||||
+#include <linux/platform_device.h>
|
||||
+
|
||||
+extern struct platform_device jz4740_usb_ohci_device;
|
||||
+extern struct platform_device jz4740_udc_device;
|
||||
+extern struct platform_device jz4740_mmc_device;
|
||||
+extern struct platform_device jz4740_rtc_device;
|
||||
+extern struct platform_device jz4740_i2c_device;
|
||||
+extern struct platform_device jz4740_nand_device;
|
||||
+extern struct platform_device jz4740_framebuffer_device;
|
||||
+extern struct platform_device jz4740_i2s_device;
|
||||
+extern struct platform_device jz4740_pcm_device;
|
||||
+extern struct platform_device jz4740_codec_device;
|
||||
+extern struct platform_device jz4740_adc_device;
|
||||
+
|
||||
+void jz4740_serial_device_register(void);
|
||||
+
|
||||
+#endif
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/platform.c
|
||||
@@ -0,0 +1,291 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 platform devices
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/device.h>
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/resource.h>
|
||||
+
|
||||
+#include <linux/dma-mapping.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/platform.h>
|
||||
+#include <asm/mach-jz4740/base.h>
|
||||
+#include <asm/mach-jz4740/irq.h>
|
||||
+
|
||||
+#include <linux/serial_core.h>
|
||||
+#include <linux/serial_8250.h>
|
||||
+
|
||||
+#include "serial.h"
|
||||
+#include "clock.h"
|
||||
+
|
||||
+/* OHCI controller */
|
||||
+static struct resource jz4740_usb_ohci_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ4740_UHC_BASE_ADDR,
|
||||
+ .end = JZ4740_UHC_BASE_ADDR + 0x1000 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+ {
|
||||
+ .start = JZ4740_IRQ_UHC,
|
||||
+ .end = JZ4740_IRQ_UHC,
|
||||
+ .flags = IORESOURCE_IRQ,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_usb_ohci_device = {
|
||||
+ .name = "jz4740-ohci",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .dma_mask = &jz4740_usb_ohci_device.dev.coherent_dma_mask,
|
||||
+ .coherent_dma_mask = DMA_BIT_MASK(32),
|
||||
+ },
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_usb_ohci_resources),
|
||||
+ .resource = jz4740_usb_ohci_resources,
|
||||
+};
|
||||
+
|
||||
+/* UDC (USB gadget controller) */
|
||||
+static struct resource jz4740_usb_gdt_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ4740_UDC_BASE_ADDR,
|
||||
+ .end = JZ4740_UDC_BASE_ADDR + 0x1000 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+ {
|
||||
+ .start = JZ4740_IRQ_UDC,
|
||||
+ .end = JZ4740_IRQ_UDC,
|
||||
+ .flags = IORESOURCE_IRQ,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_udc_device = {
|
||||
+ .name = "jz-udc",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .dma_mask = &jz4740_udc_device.dev.coherent_dma_mask,
|
||||
+ .coherent_dma_mask = DMA_BIT_MASK(32),
|
||||
+ },
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_usb_gdt_resources),
|
||||
+ .resource = jz4740_usb_gdt_resources,
|
||||
+};
|
||||
+
|
||||
+/* MMC/SD controller */
|
||||
+static struct resource jz4740_mmc_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ4740_MSC_BASE_ADDR,
|
||||
+ .end = JZ4740_MSC_BASE_ADDR + 0x1000 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+ {
|
||||
+ .start = JZ4740_IRQ_MSC,
|
||||
+ .end = JZ4740_IRQ_MSC,
|
||||
+ .flags = IORESOURCE_IRQ,
|
||||
+ }
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_mmc_device = {
|
||||
+ .name = "jz4740-mmc",
|
||||
+ .id = 0,
|
||||
+ .dev = {
|
||||
+ .dma_mask = &jz4740_mmc_device.dev.coherent_dma_mask,
|
||||
+ .coherent_dma_mask = DMA_BIT_MASK(32),
|
||||
+ },
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_mmc_resources),
|
||||
+ .resource = jz4740_mmc_resources,
|
||||
+};
|
||||
+
|
||||
+/* RTC controller */
|
||||
+static struct resource jz4740_rtc_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ4740_RTC_BASE_ADDR,
|
||||
+ .end = JZ4740_RTC_BASE_ADDR + 0x38 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+ {
|
||||
+ .start = JZ4740_IRQ_RTC,
|
||||
+ .end = JZ4740_IRQ_RTC,
|
||||
+ .flags = IORESOURCE_IRQ,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_rtc_device = {
|
||||
+ .name = "jz4740-rtc",
|
||||
+ .id = -1,
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_rtc_resources),
|
||||
+ .resource = jz4740_rtc_resources,
|
||||
+};
|
||||
+
|
||||
+/* I2C controller */
|
||||
+static struct resource jz4740_i2c_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ4740_I2C_BASE_ADDR,
|
||||
+ .end = JZ4740_I2C_BASE_ADDR + 0x1000 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+ {
|
||||
+ .start = JZ4740_IRQ_I2C,
|
||||
+ .end = JZ4740_IRQ_I2C,
|
||||
+ .flags = IORESOURCE_IRQ,
|
||||
+ }
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_i2c_device = {
|
||||
+ .name = "jz4740-i2c",
|
||||
+ .id = 0,
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_i2c_resources),
|
||||
+ .resource = jz4740_i2c_resources,
|
||||
+};
|
||||
+
|
||||
+/* NAND controller */
|
||||
+static struct resource jz4740_nand_resources[] = {
|
||||
+ {
|
||||
+ .name = "mmio",
|
||||
+ .start = JZ4740_EMC_BASE_ADDR,
|
||||
+ .end = JZ4740_EMC_BASE_ADDR + 0x1000 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+ {
|
||||
+ .name = "bank",
|
||||
+ .start = 0x18000000,
|
||||
+ .end = 0x180C0000 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_nand_device = {
|
||||
+ .name = "jz4740-nand",
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_nand_resources),
|
||||
+ .resource = jz4740_nand_resources,
|
||||
+};
|
||||
+
|
||||
+/* LCD controller */
|
||||
+static struct resource jz4740_framebuffer_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ4740_LCD_BASE_ADDR,
|
||||
+ .end = JZ4740_LCD_BASE_ADDR + 0x1000 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_framebuffer_device = {
|
||||
+ .name = "jz4740-fb",
|
||||
+ .id = -1,
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_framebuffer_resources),
|
||||
+ .resource = jz4740_framebuffer_resources,
|
||||
+ .dev = {
|
||||
+ .dma_mask = &jz4740_framebuffer_device.dev.coherent_dma_mask,
|
||||
+ .coherent_dma_mask = DMA_BIT_MASK(32),
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+/* I2S controller */
|
||||
+static struct resource jz4740_i2s_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ4740_AIC_BASE_ADDR,
|
||||
+ .end = JZ4740_AIC_BASE_ADDR + 0x38 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_i2s_device = {
|
||||
+ .name = "jz4740-i2s",
|
||||
+ .id = -1,
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_i2s_resources),
|
||||
+ .resource = jz4740_i2s_resources,
|
||||
+};
|
||||
+
|
||||
+/* PCM */
|
||||
+struct platform_device jz4740_pcm_device = {
|
||||
+ .name = "jz4740-pcm",
|
||||
+ .id = -1,
|
||||
+};
|
||||
+
|
||||
+/* Codec */
|
||||
+static struct resource jz4740_codec_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ4740_AIC_BASE_ADDR + 0x80,
|
||||
+ .end = JZ4740_AIC_BASE_ADDR + 0x88 - 1,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_codec_device = {
|
||||
+ .name = "jz4740-codec",
|
||||
+ .id = -1,
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_codec_resources),
|
||||
+ .resource = jz4740_codec_resources,
|
||||
+};
|
||||
+
|
||||
+/* ADC controller */
|
||||
+static struct resource jz4740_adc_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ4740_SADC_BASE_ADDR,
|
||||
+ .end = JZ4740_SADC_BASE_ADDR + 0x30,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+ {
|
||||
+ .start = JZ4740_IRQ_SADC,
|
||||
+ .end = JZ4740_IRQ_SADC,
|
||||
+ .flags = IORESOURCE_IRQ,
|
||||
+ },
|
||||
+ {
|
||||
+ .start = JZ4740_IRQ_ADC_BASE,
|
||||
+ .end = JZ4740_IRQ_ADC_BASE,
|
||||
+ .flags = IORESOURCE_IRQ,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+struct platform_device jz4740_adc_device = {
|
||||
+ .name = "jz4740-adc",
|
||||
+ .id = -1,
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_adc_resources),
|
||||
+ .resource = jz4740_adc_resources,
|
||||
+};
|
||||
+
|
||||
+/* Serial */
|
||||
+#define JZ4740_UART_DATA(_id) \
|
||||
+ { \
|
||||
+ .flags = UPF_SKIP_TEST | UPF_IOREMAP | UPF_FIXED_TYPE, \
|
||||
+ .iotype = UPIO_MEM, \
|
||||
+ .regshift = 2, \
|
||||
+ .serial_out = jz4740_serial_out, \
|
||||
+ .type = PORT_16550, \
|
||||
+ .mapbase = JZ4740_UART ## _id ## _BASE_ADDR, \
|
||||
+ .irq = JZ4740_IRQ_UART ## _id, \
|
||||
+ }
|
||||
+
|
||||
+static struct plat_serial8250_port jz4740_uart_data[] = {
|
||||
+ JZ4740_UART_DATA(0),
|
||||
+ JZ4740_UART_DATA(1),
|
||||
+ {},
|
||||
+};
|
||||
+
|
||||
+static struct platform_device jz4740_uart_device = {
|
||||
+ .name = "serial8250",
|
||||
+ .id = 0,
|
||||
+ .dev = {
|
||||
+ .platform_data = jz4740_uart_data,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+void jz4740_serial_device_register(void)
|
||||
+{
|
||||
+ struct plat_serial8250_port *p;
|
||||
+
|
||||
+ for (p = jz4740_uart_data; p->flags != 0; ++p)
|
||||
+ p->uartclk = jz4740_clock_bdata.ext_rate;
|
||||
+
|
||||
+ platform_device_register(&jz4740_uart_device);
|
||||
+}
|
94
target/linux/xburst/patches-2.6.35/015-kbuild.patch
Normal file
94
target/linux/xburst/patches-2.6.35/015-kbuild.patch
Normal file
@ -0,0 +1,94 @@
|
||||
From a486767b412d7f19a02ef704cc60e4bc79404633 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Wed, 2 Jun 2010 21:10:30 +0200
|
||||
Subject: [PATCH] MIPS: JZ4740: Add Kbuild files
|
||||
|
||||
This patch adds the Kbuild files for the JZ4740 architecture and adds JZ4740
|
||||
support to the MIPS Kbuild files.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
---
|
||||
arch/mips/Kconfig | 13 +++++++++++++
|
||||
arch/mips/Makefile | 6 ++++++
|
||||
arch/mips/jz4740/Kconfig | 8 ++++++++
|
||||
arch/mips/jz4740/Makefile | 18 ++++++++++++++++++
|
||||
4 files changed, 45 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/jz4740/Kconfig
|
||||
create mode 100644 arch/mips/jz4740/Makefile
|
||||
|
||||
--- a/arch/mips/Kconfig
|
||||
+++ b/arch/mips/Kconfig
|
||||
@@ -162,6 +162,18 @@ config MACH_JAZZ
|
||||
Members include the Acer PICA, MIPS Magnum 4000, MIPS Millennium and
|
||||
Olivetti M700-10 workstations.
|
||||
|
||||
+config MACH_JZ4740
|
||||
+ bool "Ingenic JZ4740 based machines"
|
||||
+ select SYS_HAS_CPU_MIPS32_R1
|
||||
+ select SYS_SUPPORTS_32BIT_KERNEL
|
||||
+ select SYS_SUPPORTS_LITTLE_ENDIAN
|
||||
+ select DMA_NONCOHERENT
|
||||
+ select IRQ_CPU
|
||||
+ select GENERIC_GPIO
|
||||
+ select ARCH_REQUIRE_GPIOLIB
|
||||
+ select SYS_HAS_EARLY_PRINTK
|
||||
+ select HAVE_PWM
|
||||
+
|
||||
config LASAT
|
||||
bool "LASAT Networks platforms"
|
||||
select CEVT_R4K
|
||||
@@ -686,6 +698,7 @@ endchoice
|
||||
source "arch/mips/alchemy/Kconfig"
|
||||
source "arch/mips/bcm63xx/Kconfig"
|
||||
source "arch/mips/jazz/Kconfig"
|
||||
+source "arch/mips/jz4740/Kconfig"
|
||||
source "arch/mips/lasat/Kconfig"
|
||||
source "arch/mips/pmc-sierra/Kconfig"
|
||||
source "arch/mips/powertv/Kconfig"
|
||||
--- a/arch/mips/Makefile
|
||||
+++ b/arch/mips/Makefile
|
||||
@@ -661,6 +661,12 @@ else
|
||||
load-$(CONFIG_CPU_CAVIUM_OCTEON) += 0xffffffff81100000
|
||||
endif
|
||||
|
||||
+# Ingenic JZ4740
|
||||
+#
|
||||
+core-$(CONFIG_MACH_JZ4740) += arch/mips/jz4740/
|
||||
+cflags-$(CONFIG_MACH_JZ4740) += -I$(srctree)/arch/mips/include/asm/mach-jz4740
|
||||
+load-$(CONFIG_MACH_JZ4740) += 0xffffffff80010000
|
||||
+
|
||||
cflags-y += -I$(srctree)/arch/mips/include/asm/mach-generic
|
||||
drivers-$(CONFIG_PCI) += arch/mips/pci/
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/Kconfig
|
||||
@@ -0,0 +1,8 @@
|
||||
+choice
|
||||
+ prompt "Machine type"
|
||||
+ depends on MACH_JZ4740
|
||||
+
|
||||
+endchoice
|
||||
+
|
||||
+config HAVE_PWM
|
||||
+ bool
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/Makefile
|
||||
@@ -0,0 +1,18 @@
|
||||
+#
|
||||
+# Makefile for the Ingenic JZ4740.
|
||||
+#
|
||||
+
|
||||
+# Object file lists.
|
||||
+
|
||||
+obj-y += prom.o irq.o time.o reset.o setup.o dma.o \
|
||||
+ gpio.o clock.o platform.o timer.o pwm.o serial.o
|
||||
+
|
||||
+obj-$(CONFIG_DEBUG_FS) += clock-debugfs.o
|
||||
+
|
||||
+# board specific support
|
||||
+
|
||||
+# PM support
|
||||
+
|
||||
+obj-$(CONFIG_PM) += pm.o
|
||||
+
|
||||
+EXTRA_CFLAGS += -Werror -Wall
|
@ -0,0 +1,551 @@
|
||||
From e0548316a6aa5b9fa0df8126a4f0f749fdc5176a Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 17 Jul 2010 11:16:29 +0000
|
||||
Subject: [PATCH] MIPS: JZ4740: Add qi_lb60 board support
|
||||
|
||||
Add support for the qi_lb60 (a.k.a QI Ben NanoNote) clamshell device.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1472/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/jz4740/Kconfig | 4 +
|
||||
arch/mips/jz4740/Makefile | 2 +
|
||||
arch/mips/jz4740/board-qi_lb60.c | 495 ++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 501 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/jz4740/board-qi_lb60.c
|
||||
|
||||
diff --git a/arch/mips/jz4740/Kconfig b/arch/mips/jz4740/Kconfig
|
||||
index 8a5e850..3e7141f 100644
|
||||
--- a/arch/mips/jz4740/Kconfig
|
||||
+++ b/arch/mips/jz4740/Kconfig
|
||||
@@ -1,6 +1,10 @@
|
||||
choice
|
||||
prompt "Machine type"
|
||||
depends on MACH_JZ4740
|
||||
+ default JZ4740_QI_LB60
|
||||
+
|
||||
+config JZ4740_QI_LB60
|
||||
+ bool "Qi Hardware Ben NanoNote"
|
||||
|
||||
endchoice
|
||||
|
||||
diff --git a/arch/mips/jz4740/Makefile b/arch/mips/jz4740/Makefile
|
||||
index a803ccb..a604eae 100644
|
||||
--- a/arch/mips/jz4740/Makefile
|
||||
+++ b/arch/mips/jz4740/Makefile
|
||||
@@ -11,6 +11,8 @@ obj-$(CONFIG_DEBUG_FS) += clock-debugfs.o
|
||||
|
||||
# board specific support
|
||||
|
||||
+obj-$(CONFIG_JZ4740_QI_LB60) += board-qi_lb60.o
|
||||
+
|
||||
# PM support
|
||||
|
||||
obj-$(CONFIG_PM) += pm.o
|
||||
diff --git a/arch/mips/jz4740/board-qi_lb60.c b/arch/mips/jz4740/board-qi_lb60.c
|
||||
new file mode 100644
|
||||
index 0000000..d19732a
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/board-qi_lb60.c
|
||||
@@ -0,0 +1,495 @@
|
||||
+/*
|
||||
+ * linux/arch/mips/jz4740/board-qi_lb60.c
|
||||
+ *
|
||||
+ * QI_LB60 board support
|
||||
+ *
|
||||
+ * Copyright (c) 2009 Qi Hardware inc.,
|
||||
+ * Author: Xiangfu Liu <xiangfu@qi-hardware.com>
|
||||
+ * Copyright 2010, Lars-Petrer Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License version 2 or later
|
||||
+ * as published by the Free Software Foundation.
|
||||
+ */
|
||||
+
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/gpio.h>
|
||||
+
|
||||
+#include <linux/input.h>
|
||||
+#include <linux/gpio_keys.h>
|
||||
+#include <linux/input/matrix_keypad.h>
|
||||
+#include <linux/spi/spi.h>
|
||||
+#include <linux/spi/spi_gpio.h>
|
||||
+#include <linux/power_supply.h>
|
||||
+#include <linux/power/jz4740-battery.h>
|
||||
+#include <linux/power/gpio-charger.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/jz4740_fb.h>
|
||||
+#include <asm/mach-jz4740/jz4740_mmc.h>
|
||||
+#include <asm/mach-jz4740/jz4740_nand.h>
|
||||
+
|
||||
+#include <linux/regulator/fixed.h>
|
||||
+#include <linux/regulator/machine.h>
|
||||
+
|
||||
+#include <linux/leds_pwm.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/platform.h>
|
||||
+
|
||||
+#include "clock.h"
|
||||
+
|
||||
+static bool is_avt2;
|
||||
+
|
||||
+/* GPIOs */
|
||||
+#define QI_LB60_GPIO_SD_CD JZ_GPIO_PORTD(0)
|
||||
+#define QI_LB60_GPIO_SD_VCC_EN_N JZ_GPIO_PORTD(2)
|
||||
+
|
||||
+#define QI_LB60_GPIO_KEYOUT(x) (JZ_GPIO_PORTC(10) + (x))
|
||||
+#define QI_LB60_GPIO_KEYIN(x) (JZ_GPIO_PORTD(18) + (x))
|
||||
+#define QI_LB60_GPIO_KEYIN8 JZ_GPIO_PORTD(26)
|
||||
+
|
||||
+/* NAND */
|
||||
+static struct nand_ecclayout qi_lb60_ecclayout_1gb = {
|
||||
+/* .eccbytes = 36,
|
||||
+ .eccpos = {
|
||||
+ 6, 7, 8, 9, 10, 11, 12, 13,
|
||||
+ 14, 15, 16, 17, 18, 19, 20, 21,
|
||||
+ 22, 23, 24, 25, 26, 27, 28, 29,
|
||||
+ 30, 31, 32, 33, 34, 35, 36, 37,
|
||||
+ 38, 39, 40, 41
|
||||
+ },*/
|
||||
+ .oobfree = {
|
||||
+ { .offset = 2, .length = 4 },
|
||||
+ { .offset = 42, .length = 22 }
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+/* Early prototypes of the QI LB60 had only 1GB of NAND.
|
||||
+ * In order to support these devices aswell the partition and ecc layout is
|
||||
+ * initalized depending on the NAND size */
|
||||
+static struct mtd_partition qi_lb60_partitions_1gb[] = {
|
||||
+ {
|
||||
+ .name = "NAND BOOT partition",
|
||||
+ .offset = 0 * 0x100000,
|
||||
+ .size = 4 * 0x100000,
|
||||
+ },
|
||||
+ {
|
||||
+ .name = "NAND KERNEL partition",
|
||||
+ .offset = 4 * 0x100000,
|
||||
+ .size = 4 * 0x100000,
|
||||
+ },
|
||||
+ {
|
||||
+ .name = "NAND ROOTFS partition",
|
||||
+ .offset = 8 * 0x100000,
|
||||
+ .size = (504 + 512) * 0x100000,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct nand_ecclayout qi_lb60_ecclayout_2gb = {
|
||||
+/* .eccbytes = 72,
|
||||
+ .eccpos = {
|
||||
+ 12, 13, 14, 15, 16, 17, 18, 19,
|
||||
+ 20, 21, 22, 23, 24, 25, 26, 27,
|
||||
+ 28, 29, 30, 31, 32, 33, 34, 35,
|
||||
+ 36, 37, 38, 39, 40, 41, 42, 43,
|
||||
+ 44, 45, 46, 47, 48, 49, 50, 51,
|
||||
+ 52, 53, 54, 55, 56, 57, 58, 59,
|
||||
+ 60, 61, 62, 63, 64, 65, 66, 67,
|
||||
+ 68, 69, 70, 71, 72, 73, 74, 75,
|
||||
+ 76, 77, 78, 79, 80, 81, 82, 83
|
||||
+ },*/
|
||||
+ .oobfree = {
|
||||
+ { .offset = 2, .length = 10 },
|
||||
+ { .offset = 84, .length = 44 },
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct mtd_partition qi_lb60_partitions_2gb[] = {
|
||||
+ {
|
||||
+ .name = "NAND BOOT partition",
|
||||
+ .offset = 0 * 0x100000,
|
||||
+ .size = 4 * 0x100000,
|
||||
+ },
|
||||
+ {
|
||||
+ .name = "NAND KERNEL partition",
|
||||
+ .offset = 4 * 0x100000,
|
||||
+ .size = 4 * 0x100000,
|
||||
+ },
|
||||
+ {
|
||||
+ .name = "NAND ROOTFS partition",
|
||||
+ .offset = 8 * 0x100000,
|
||||
+ .size = (504 + 512 + 1024) * 0x100000,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static void qi_lb60_nand_ident(struct platform_device *pdev,
|
||||
+ struct nand_chip *chip, struct mtd_partition **partitions,
|
||||
+ int *num_partitions)
|
||||
+{
|
||||
+ if (chip->page_shift == 12) {
|
||||
+ chip->ecc.layout = &qi_lb60_ecclayout_2gb;
|
||||
+ *partitions = qi_lb60_partitions_2gb;
|
||||
+ *num_partitions = ARRAY_SIZE(qi_lb60_partitions_2gb);
|
||||
+ } else {
|
||||
+ chip->ecc.layout = &qi_lb60_ecclayout_1gb;
|
||||
+ *partitions = qi_lb60_partitions_1gb;
|
||||
+ *num_partitions = ARRAY_SIZE(qi_lb60_partitions_1gb);
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
+static struct jz_nand_platform_data qi_lb60_nand_pdata = {
|
||||
+ .ident_callback = qi_lb60_nand_ident,
|
||||
+ .busy_gpio = 94,
|
||||
+};
|
||||
+
|
||||
+/* Keyboard*/
|
||||
+
|
||||
+#define KEY_QI_QI KEY_F13
|
||||
+#define KEY_QI_UPRED KEY_RIGHTALT
|
||||
+#define KEY_QI_VOLUP KEY_VOLUMEUP
|
||||
+#define KEY_QI_VOLDOWN KEY_VOLUMEDOWN
|
||||
+#define KEY_QI_FN KEY_LEFTCTRL
|
||||
+
|
||||
+static const uint32_t qi_lb60_keymap[] = {
|
||||
+ KEY(0, 0, KEY_F1), /* S2 */
|
||||
+ KEY(0, 1, KEY_F2), /* S3 */
|
||||
+ KEY(0, 2, KEY_F3), /* S4 */
|
||||
+ KEY(0, 3, KEY_F4), /* S5 */
|
||||
+ KEY(0, 4, KEY_F5), /* S6 */
|
||||
+ KEY(0, 5, KEY_F6), /* S7 */
|
||||
+ KEY(0, 6, KEY_F7), /* S8 */
|
||||
+
|
||||
+ KEY(1, 0, KEY_Q), /* S10 */
|
||||
+ KEY(1, 1, KEY_W), /* S11 */
|
||||
+ KEY(1, 2, KEY_E), /* S12 */
|
||||
+ KEY(1, 3, KEY_R), /* S13 */
|
||||
+ KEY(1, 4, KEY_T), /* S14 */
|
||||
+ KEY(1, 5, KEY_Y), /* S15 */
|
||||
+ KEY(1, 6, KEY_U), /* S16 */
|
||||
+ KEY(1, 7, KEY_I), /* S17 */
|
||||
+ KEY(2, 0, KEY_A), /* S18 */
|
||||
+ KEY(2, 1, KEY_S), /* S19 */
|
||||
+ KEY(2, 2, KEY_D), /* S20 */
|
||||
+ KEY(2, 3, KEY_F), /* S21 */
|
||||
+ KEY(2, 4, KEY_G), /* S22 */
|
||||
+ KEY(2, 5, KEY_H), /* S23 */
|
||||
+ KEY(2, 6, KEY_J), /* S24 */
|
||||
+ KEY(2, 7, KEY_K), /* S25 */
|
||||
+ KEY(3, 0, KEY_ESC), /* S26 */
|
||||
+ KEY(3, 1, KEY_Z), /* S27 */
|
||||
+ KEY(3, 2, KEY_X), /* S28 */
|
||||
+ KEY(3, 3, KEY_C), /* S29 */
|
||||
+ KEY(3, 4, KEY_V), /* S30 */
|
||||
+ KEY(3, 5, KEY_B), /* S31 */
|
||||
+ KEY(3, 6, KEY_N), /* S32 */
|
||||
+ KEY(3, 7, KEY_M), /* S33 */
|
||||
+ KEY(4, 0, KEY_TAB), /* S34 */
|
||||
+ KEY(4, 1, KEY_CAPSLOCK), /* S35 */
|
||||
+ KEY(4, 2, KEY_BACKSLASH), /* S36 */
|
||||
+ KEY(4, 3, KEY_APOSTROPHE), /* S37 */
|
||||
+ KEY(4, 4, KEY_COMMA), /* S38 */
|
||||
+ KEY(4, 5, KEY_DOT), /* S39 */
|
||||
+ KEY(4, 6, KEY_SLASH), /* S40 */
|
||||
+ KEY(4, 7, KEY_UP), /* S41 */
|
||||
+ KEY(5, 0, KEY_O), /* S42 */
|
||||
+ KEY(5, 1, KEY_L), /* S43 */
|
||||
+ KEY(5, 2, KEY_EQUAL), /* S44 */
|
||||
+ KEY(5, 3, KEY_QI_UPRED), /* S45 */
|
||||
+ KEY(5, 4, KEY_SPACE), /* S46 */
|
||||
+ KEY(5, 5, KEY_QI_QI), /* S47 */
|
||||
+ KEY(5, 6, KEY_RIGHTCTRL), /* S48 */
|
||||
+ KEY(5, 7, KEY_LEFT), /* S49 */
|
||||
+ KEY(6, 0, KEY_F8), /* S50 */
|
||||
+ KEY(6, 1, KEY_P), /* S51 */
|
||||
+ KEY(6, 2, KEY_BACKSPACE),/* S52 */
|
||||
+ KEY(6, 3, KEY_ENTER), /* S53 */
|
||||
+ KEY(6, 4, KEY_QI_VOLUP), /* S54 */
|
||||
+ KEY(6, 5, KEY_QI_VOLDOWN), /* S55 */
|
||||
+ KEY(6, 6, KEY_DOWN), /* S56 */
|
||||
+ KEY(6, 7, KEY_RIGHT), /* S57 */
|
||||
+
|
||||
+ KEY(7, 0, KEY_LEFTSHIFT), /* S58 */
|
||||
+ KEY(7, 1, KEY_LEFTALT), /* S59 */
|
||||
+ KEY(7, 2, KEY_QI_FN), /* S60 */
|
||||
+};
|
||||
+
|
||||
+static const struct matrix_keymap_data qi_lb60_keymap_data = {
|
||||
+ .keymap = qi_lb60_keymap,
|
||||
+ .keymap_size = ARRAY_SIZE(qi_lb60_keymap),
|
||||
+};
|
||||
+
|
||||
+static const unsigned int qi_lb60_keypad_cols[] = {
|
||||
+ QI_LB60_GPIO_KEYOUT(0),
|
||||
+ QI_LB60_GPIO_KEYOUT(1),
|
||||
+ QI_LB60_GPIO_KEYOUT(2),
|
||||
+ QI_LB60_GPIO_KEYOUT(3),
|
||||
+ QI_LB60_GPIO_KEYOUT(4),
|
||||
+ QI_LB60_GPIO_KEYOUT(5),
|
||||
+ QI_LB60_GPIO_KEYOUT(6),
|
||||
+ QI_LB60_GPIO_KEYOUT(7),
|
||||
+};
|
||||
+
|
||||
+static const unsigned int qi_lb60_keypad_rows[] = {
|
||||
+ QI_LB60_GPIO_KEYIN(0),
|
||||
+ QI_LB60_GPIO_KEYIN(1),
|
||||
+ QI_LB60_GPIO_KEYIN(2),
|
||||
+ QI_LB60_GPIO_KEYIN(3),
|
||||
+ QI_LB60_GPIO_KEYIN(4),
|
||||
+ QI_LB60_GPIO_KEYIN(5),
|
||||
+ QI_LB60_GPIO_KEYIN(7),
|
||||
+ QI_LB60_GPIO_KEYIN8,
|
||||
+};
|
||||
+
|
||||
+static struct matrix_keypad_platform_data qi_lb60_pdata = {
|
||||
+ .keymap_data = &qi_lb60_keymap_data,
|
||||
+ .col_gpios = qi_lb60_keypad_cols,
|
||||
+ .row_gpios = qi_lb60_keypad_rows,
|
||||
+ .num_col_gpios = ARRAY_SIZE(qi_lb60_keypad_cols),
|
||||
+ .num_row_gpios = ARRAY_SIZE(qi_lb60_keypad_rows),
|
||||
+ .col_scan_delay_us = 10,
|
||||
+ .debounce_ms = 10,
|
||||
+ .wakeup = 1,
|
||||
+ .active_low = 1,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device qi_lb60_keypad = {
|
||||
+ .name = "matrix-keypad",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &qi_lb60_pdata,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+/* Display */
|
||||
+static struct fb_videomode qi_lb60_video_modes[] = {
|
||||
+ {
|
||||
+ .name = "320x240",
|
||||
+ .xres = 320,
|
||||
+ .yres = 240,
|
||||
+ .refresh = 30,
|
||||
+ .left_margin = 140,
|
||||
+ .right_margin = 273,
|
||||
+ .upper_margin = 20,
|
||||
+ .lower_margin = 2,
|
||||
+ .hsync_len = 1,
|
||||
+ .vsync_len = 1,
|
||||
+ .sync = 0,
|
||||
+ .vmode = FB_VMODE_NONINTERLACED,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct jz4740_fb_platform_data qi_lb60_fb_pdata = {
|
||||
+ .width = 60,
|
||||
+ .height = 45,
|
||||
+ .num_modes = ARRAY_SIZE(qi_lb60_video_modes),
|
||||
+ .modes = qi_lb60_video_modes,
|
||||
+ .bpp = 24,
|
||||
+ .lcd_type = JZ_LCD_TYPE_8BIT_SERIAL,
|
||||
+ .pixclk_falling_edge = 1,
|
||||
+};
|
||||
+
|
||||
+struct spi_gpio_platform_data spigpio_platform_data = {
|
||||
+ .sck = JZ_GPIO_PORTC(23),
|
||||
+ .mosi = JZ_GPIO_PORTC(22),
|
||||
+ .miso = -1,
|
||||
+ .num_chipselect = 1,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device spigpio_device = {
|
||||
+ .name = "spi_gpio",
|
||||
+ .id = 1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &spigpio_platform_data,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct spi_board_info qi_lb60_spi_board_info[] = {
|
||||
+ {
|
||||
+ .modalias = "ili8960",
|
||||
+ .controller_data = (void *)JZ_GPIO_PORTC(21),
|
||||
+ .chip_select = 0,
|
||||
+ .bus_num = 1,
|
||||
+ .max_speed_hz = 30 * 1000,
|
||||
+ .mode = SPI_3WIRE,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+/* Battery */
|
||||
+static struct jz_battery_platform_data qi_lb60_battery_pdata = {
|
||||
+ .gpio_charge = JZ_GPIO_PORTC(27),
|
||||
+ .gpio_charge_active_low = 1,
|
||||
+ .info = {
|
||||
+ .name = "battery",
|
||||
+ .technology = POWER_SUPPLY_TECHNOLOGY_LIPO,
|
||||
+ .voltage_max_design = 4200000,
|
||||
+ .voltage_min_design = 3600000,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+/* GPIO Key: power */
|
||||
+static struct gpio_keys_button qi_lb60_gpio_keys_buttons[] = {
|
||||
+ [0] = {
|
||||
+ .code = KEY_POWER,
|
||||
+ .gpio = JZ_GPIO_PORTD(29),
|
||||
+ .active_low = 1,
|
||||
+ .desc = "Power",
|
||||
+ .wakeup = 1,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct gpio_keys_platform_data qi_lb60_gpio_keys_data = {
|
||||
+ .nbuttons = ARRAY_SIZE(qi_lb60_gpio_keys_buttons),
|
||||
+ .buttons = qi_lb60_gpio_keys_buttons,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device qi_lb60_gpio_keys = {
|
||||
+ .name = "gpio-keys",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &qi_lb60_gpio_keys_data,
|
||||
+ }
|
||||
+};
|
||||
+
|
||||
+static struct jz4740_mmc_platform_data qi_lb60_mmc_pdata = {
|
||||
+ .gpio_card_detect = QI_LB60_GPIO_SD_CD,
|
||||
+ .gpio_read_only = -1,
|
||||
+ .gpio_power = QI_LB60_GPIO_SD_VCC_EN_N,
|
||||
+ .power_active_low = 1,
|
||||
+};
|
||||
+
|
||||
+/* OHCI */
|
||||
+static struct regulator_consumer_supply avt2_usb_regulator_consumer =
|
||||
+ REGULATOR_SUPPLY("vbus", "jz4740-ohci");
|
||||
+
|
||||
+static struct regulator_init_data avt2_usb_regulator_init_data = {
|
||||
+ .num_consumer_supplies = 1,
|
||||
+ .consumer_supplies = &avt2_usb_regulator_consumer,
|
||||
+ .constraints = {
|
||||
+ .name = "USB power",
|
||||
+ .min_uV = 5000000,
|
||||
+ .max_uV = 5000000,
|
||||
+ .valid_modes_mask = REGULATOR_MODE_NORMAL,
|
||||
+ .valid_ops_mask = REGULATOR_CHANGE_STATUS,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct fixed_voltage_config avt2_usb_regulator_data = {
|
||||
+ .supply_name = "USB power",
|
||||
+ .microvolts = 5000000,
|
||||
+ .gpio = JZ_GPIO_PORTB(17),
|
||||
+ .init_data = &avt2_usb_regulator_init_data,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device avt2_usb_regulator_device = {
|
||||
+ .name = "reg-fixed-voltage",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &avt2_usb_regulator_data,
|
||||
+ }
|
||||
+};
|
||||
+
|
||||
+/* beeper */
|
||||
+static struct platform_device qi_lb60_pwm_beeper = {
|
||||
+ .name = "pwm-beeper",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = (void *)4,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+/* charger */
|
||||
+static char *qi_lb60_batteries[] = {
|
||||
+ "battery",
|
||||
+};
|
||||
+
|
||||
+static struct gpio_charger_platform_data qi_lb60_charger_pdata = {
|
||||
+ .name = "usb",
|
||||
+ .type = POWER_SUPPLY_TYPE_USB,
|
||||
+ .gpio = JZ_GPIO_PORTD(28),
|
||||
+ .gpio_active_low = 1,
|
||||
+ .batteries = qi_lb60_batteries,
|
||||
+ .num_batteries = ARRAY_SIZE(qi_lb60_batteries),
|
||||
+};
|
||||
+
|
||||
+static struct platform_device qi_lb60_charger_device = {
|
||||
+ .name = "gpio-charger",
|
||||
+ .dev = {
|
||||
+ .platform_data = &qi_lb60_charger_pdata,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+
|
||||
+static struct platform_device *jz_platform_devices[] __initdata = {
|
||||
+ &jz4740_udc_device,
|
||||
+ &jz4740_mmc_device,
|
||||
+ &jz4740_nand_device,
|
||||
+ &qi_lb60_keypad,
|
||||
+ &spigpio_device,
|
||||
+ &jz4740_framebuffer_device,
|
||||
+ &jz4740_pcm_device,
|
||||
+ &jz4740_i2s_device,
|
||||
+ &jz4740_codec_device,
|
||||
+ &jz4740_rtc_device,
|
||||
+ &jz4740_adc_device,
|
||||
+ &qi_lb60_gpio_keys,
|
||||
+ &qi_lb60_pwm_beeper,
|
||||
+ &qi_lb60_charger_device,
|
||||
+};
|
||||
+
|
||||
+static void __init board_gpio_setup(void)
|
||||
+{
|
||||
+ /* We only need to enable/disable pullup here for pins used in generic
|
||||
+ * drivers. Everything else is done by the drivers themselfs. */
|
||||
+ jz_gpio_disable_pullup(QI_LB60_GPIO_SD_VCC_EN_N);
|
||||
+ jz_gpio_disable_pullup(QI_LB60_GPIO_SD_CD);
|
||||
+}
|
||||
+
|
||||
+static int __init qi_lb60_init_platform_devices(void)
|
||||
+{
|
||||
+ jz4740_framebuffer_device.dev.platform_data = &qi_lb60_fb_pdata;
|
||||
+ jz4740_nand_device.dev.platform_data = &qi_lb60_nand_pdata;
|
||||
+ jz4740_adc_device.dev.platform_data = &qi_lb60_battery_pdata;
|
||||
+ jz4740_mmc_device.dev.platform_data = &qi_lb60_mmc_pdata;
|
||||
+
|
||||
+ jz4740_serial_device_register();
|
||||
+
|
||||
+ spi_register_board_info(qi_lb60_spi_board_info,
|
||||
+ ARRAY_SIZE(qi_lb60_spi_board_info));
|
||||
+
|
||||
+ if (is_avt2) {
|
||||
+ platform_device_register(&avt2_usb_regulator_device);
|
||||
+ platform_device_register(&jz4740_usb_ohci_device);
|
||||
+ }
|
||||
+
|
||||
+ return platform_add_devices(jz_platform_devices,
|
||||
+ ARRAY_SIZE(jz_platform_devices));
|
||||
+
|
||||
+}
|
||||
+
|
||||
+struct jz4740_clock_board_data jz4740_clock_bdata = {
|
||||
+ .ext_rate = 12000000,
|
||||
+ .rtc_rate = 32768,
|
||||
+};
|
||||
+
|
||||
+static __init int board_avt2(char *str)
|
||||
+{
|
||||
+ qi_lb60_mmc_pdata.card_detect_active_low = 1;
|
||||
+ is_avt2 = true;
|
||||
+
|
||||
+ return 1;
|
||||
+}
|
||||
+__setup("avt2", board_avt2);
|
||||
+
|
||||
+static int __init qi_lb60_board_setup(void)
|
||||
+{
|
||||
+ printk(KERN_INFO "Qi Hardware JZ4740 QI %s setup\n",
|
||||
+ is_avt2 ? "AVT2" : "LB60");
|
||||
+
|
||||
+ board_gpio_setup();
|
||||
+
|
||||
+ if (qi_lb60_init_platform_devices())
|
||||
+ panic("Failed to initalize platform devices\n");
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+arch_initcall(qi_lb60_board_setup);
|
||||
--
|
||||
1.5.6.5
|
||||
|
@ -0,0 +1,684 @@
|
||||
From c260fa2e5fe9699824190555e075d6c1157d5f36 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 24 Apr 2010 17:25:01 +0200
|
||||
Subject: [PATCH] Add n516 board support
|
||||
|
||||
---
|
||||
arch/mips/include/asm/mach-jz4740/board-n516.h | 39 +++
|
||||
arch/mips/jz4740/Kconfig | 4 +
|
||||
arch/mips/jz4740/Makefile | 1 +
|
||||
arch/mips/jz4740/board-n516-display.c | 394 ++++++++++++++++++++++++
|
||||
arch/mips/jz4740/board-n516.c | 203 ++++++++++++
|
||||
5 files changed, 641 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/board-n516.h
|
||||
create mode 100644 arch/mips/jz4740/board-n516-display.c
|
||||
create mode 100644 arch/mips/jz4740/board-n516.c
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/board-n516.h
|
||||
@@ -0,0 +1,39 @@
|
||||
+/*
|
||||
+ * linux/include/asm-mips/mach-jz4740/board-n516.h
|
||||
+ *
|
||||
+ * JZ4730-based N516 board definition.
|
||||
+ *
|
||||
+ * Copyright (C) 2009, Yauhen Kharuzhy <jekhor@gmail.com>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License as published by
|
||||
+ * the Free Software Foundation; either version 2 of the License, or
|
||||
+ * (at your option) any later version.
|
||||
+ */
|
||||
+
|
||||
+#ifndef __ASM_JZ4740_N516_H__
|
||||
+#define __ASM_JZ4740_N516_H__
|
||||
+
|
||||
+#include <asm/mach-jz4740/gpio.h>
|
||||
+
|
||||
+/*
|
||||
+ * GPIO
|
||||
+ */
|
||||
+#define GPIO_SD_VCC_EN_N JZ_GPIO_PORTD(17)
|
||||
+#define GPIO_SD_CD_N JZ_GPIO_PORTD(7)
|
||||
+#define GPIO_SD_WP JZ_GPIO_PORTD(15)
|
||||
+#define GPIO_USB_DETECT JZ_GPIO_PORTD(19)
|
||||
+#define GPIO_CHARG_STAT_N JZ_GPIO_PORTD(16)
|
||||
+#define GPIO_LED_ENABLE JZ_GPIO_PORTD(28)
|
||||
+#define GPIO_LPC_INT JZ_GPIO_PORTD(14)
|
||||
+#define GPIO_HPHONE_DETECT JZ_GPIO_PORTD(20)
|
||||
+#define GPIO_SPEAKER_ENABLE JZ_GPIO_PORTD(21)
|
||||
+
|
||||
+/* Display */
|
||||
+#define GPIO_DISPLAY_RST_L JZ_GPIO_PORTB(18)
|
||||
+#define GPIO_DISPLAY_RDY JZ_GPIO_PORTB(17)
|
||||
+#define GPIO_DISPLAY_STBY JZ_GPIO_PORTC(22)
|
||||
+#define GPIO_DISPLAY_ERR JZ_GPIO_PORTC(23)
|
||||
+#define GPIO_DISPLAY_OFF_N JZ_GPIO_PORTD(1)
|
||||
+
|
||||
+#endif /* __ASM_JZ4740_N516_H__ */
|
||||
--- a/arch/mips/jz4740/Kconfig
|
||||
+++ b/arch/mips/jz4740/Kconfig
|
||||
@@ -6,6 +6,10 @@ choice
|
||||
config JZ4740_QI_LB60
|
||||
bool "Qi Hardware Ben NanoNote"
|
||||
|
||||
+config JZ4740_N516
|
||||
+ bool "Hanvon n516 eBook reader"
|
||||
+ select SOC_JZ4740
|
||||
+
|
||||
endchoice
|
||||
|
||||
config HAVE_PWM
|
||||
--- a/arch/mips/jz4740/Makefile
|
||||
+++ b/arch/mips/jz4740/Makefile
|
||||
@@ -12,6 +12,7 @@ obj-$(CONFIG_DEBUG_FS) += clock-debugfs.
|
||||
# board specific support
|
||||
|
||||
obj-$(CONFIG_JZ4740_QI_LB60) += board-qi_lb60.o
|
||||
+obj-$(CONFIG_JZ4740_N516) += board-n516.o board-n516-display.o
|
||||
|
||||
# PM support
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/board-n516-display.c
|
||||
@@ -0,0 +1,394 @@
|
||||
+/*
|
||||
+ * board-n516-display.c -- Platform device for N516 display
|
||||
+ *
|
||||
+ * Copyright (C) 2009, Yauhen Kharuzhy <jekhor@gmail.com>
|
||||
+ *
|
||||
+ * This file is subject to the terms and conditions of the GNU General Public
|
||||
+ * License. See the file COPYING in the main directory of this archive for
|
||||
+ * more details.
|
||||
+ */
|
||||
+
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/errno.h>
|
||||
+#include <linux/string.h>
|
||||
+#include <linux/delay.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/fb.h>
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/irq.h>
|
||||
+#include <linux/gpio.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/jz4740_fb.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/platform.h>
|
||||
+#include <asm/mach-jz4740/board-n516.h>
|
||||
+
|
||||
+#include <video/metronomefb.h>
|
||||
+#include <linux/console.h>
|
||||
+
|
||||
+static struct fb_videomode n516_fb_modes[] = {
|
||||
+ [0] = {
|
||||
+ .name = "Metronome 800x600",
|
||||
+ .refresh = 50,
|
||||
+ .xres = 400,
|
||||
+ .yres = 624,
|
||||
+ .hsync_len = 31,
|
||||
+ .vsync_len = 23,
|
||||
+ .right_margin = 31,
|
||||
+ .left_margin = 5,
|
||||
+ .upper_margin = 1,
|
||||
+ .lower_margin = 2,
|
||||
+ .sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct jz4740_fb_platform_data n516_fb_pdata = {
|
||||
+ .num_modes = ARRAY_SIZE(n516_fb_modes),
|
||||
+ .modes = n516_fb_modes,
|
||||
+ .bpp = 16,
|
||||
+ .lcd_type = JZ_LCD_TYPE_GENERIC_16_BIT,
|
||||
+};
|
||||
+
|
||||
+struct n516_board_info {
|
||||
+ uint8_t *metromem;
|
||||
+ size_t wfm_size;
|
||||
+ struct fb_info *host_fbinfo; /* the host LCD controller's fbi */
|
||||
+ unsigned int fw;
|
||||
+ unsigned int fh;
|
||||
+};
|
||||
+
|
||||
+static struct platform_device *n516_device;
|
||||
+static struct n516_board_info n516_board_info;
|
||||
+
|
||||
+static int metronome_gpios[] = {
|
||||
+ GPIO_DISPLAY_STBY,
|
||||
+ GPIO_DISPLAY_RST_L,
|
||||
+ GPIO_DISPLAY_RDY,
|
||||
+ GPIO_DISPLAY_ERR,
|
||||
+/* GPIO_DISPLAY_OFF_N,*/
|
||||
+};
|
||||
+
|
||||
+static const char *metronome_gpio_names[] = {
|
||||
+ "Metronome STDBY",
|
||||
+ "Metronome RST",
|
||||
+ "Metronome RDY",
|
||||
+ "Metronome ERR",
|
||||
+/* "Metronone OFF",*/
|
||||
+};
|
||||
+
|
||||
+static int n516_enable_hostfb(bool enable)
|
||||
+{
|
||||
+ int ret;
|
||||
+ int blank = enable ? FB_BLANK_UNBLANK : FB_BLANK_POWERDOWN;
|
||||
+
|
||||
+ acquire_console_sem();
|
||||
+ ret = fb_blank(n516_board_info.host_fbinfo, blank);
|
||||
+ release_console_sem();
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int n516_init_metronome_gpios(struct metronomefb_par *par)
|
||||
+{
|
||||
+ int i;
|
||||
+ int ret;
|
||||
+
|
||||
+ for (i = 0; i < ARRAY_SIZE(metronome_gpios); ++i) {
|
||||
+ ret = gpio_request(metronome_gpios[i], metronome_gpio_names[i]);
|
||||
+ if (ret)
|
||||
+ goto err;
|
||||
+ }
|
||||
+
|
||||
+ gpio_direction_output(GPIO_DISPLAY_OFF_N, 0);
|
||||
+ gpio_direction_output(GPIO_DISPLAY_RST_L, 0);
|
||||
+ gpio_direction_output(GPIO_DISPLAY_STBY, 0);
|
||||
+ gpio_direction_input(GPIO_DISPLAY_RDY);
|
||||
+ gpio_direction_input(GPIO_DISPLAY_ERR);
|
||||
+
|
||||
+ return 0;
|
||||
+err:
|
||||
+ for (--i; i >= 0; --i)
|
||||
+ gpio_free(metronome_gpios[i]);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int n516_share_video_mem(struct fb_info *info)
|
||||
+{
|
||||
+ int ret;
|
||||
+
|
||||
+ dev_dbg(&n516_device->dev, "ENTER %s\n", __func__);
|
||||
+ dev_dbg(&n516_device->dev, "%s, info->var.xres = %u, info->var.yres = %u\n", __func__, info->var.xres, info->var.yres);
|
||||
+ /* rough check if this is our desired fb and not something else */
|
||||
+ if ((info->var.xres != n516_fb_pdata.modes[0].xres)
|
||||
+ || (info->var.yres != n516_fb_pdata.modes[0].yres))
|
||||
+ return 0;
|
||||
+
|
||||
+ /* we've now been notified that we have our new fb */
|
||||
+ n516_board_info.metromem = info->screen_base;
|
||||
+ n516_board_info.host_fbinfo = info;
|
||||
+
|
||||
+ n516_enable_hostfb(false);
|
||||
+ /* try to refcount host drv since we are the consumer after this */
|
||||
+ if (!try_module_get(info->fbops->owner))
|
||||
+ return -ENODEV;
|
||||
+
|
||||
+ /* this _add binds metronomefb to n516. metronomefb refcounts n516 */
|
||||
+ ret = platform_device_add(n516_device);
|
||||
+
|
||||
+ if (ret) {
|
||||
+ platform_device_put(n516_device);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ /* request our platform independent driver */
|
||||
+ request_module("metronomefb");
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int n516_unshare_video_mem(struct fb_info *info)
|
||||
+{
|
||||
+ dev_dbg(&n516_device->dev, "ENTER %s\n", __func__);
|
||||
+
|
||||
+ if (info != n516_board_info.host_fbinfo)
|
||||
+ return 0;
|
||||
+
|
||||
+ module_put(n516_board_info.host_fbinfo->fbops->owner);
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int n516_fb_notifier_callback(struct notifier_block *self,
|
||||
+ unsigned long event, void *data)
|
||||
+{
|
||||
+ struct fb_event *evdata = data;
|
||||
+ struct fb_info *info = evdata->info;
|
||||
+
|
||||
+ dev_dbg(&n516_device->dev, "ENTER %s\n", __func__);
|
||||
+
|
||||
+ if (event == FB_EVENT_FB_REGISTERED)
|
||||
+ return n516_share_video_mem(info);
|
||||
+ else if (event == FB_EVENT_FB_UNREGISTERED)
|
||||
+ return n516_unshare_video_mem(info);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct notifier_block n516_fb_notif = {
|
||||
+ .notifier_call = n516_fb_notifier_callback,
|
||||
+};
|
||||
+
|
||||
+/* this gets called as part of our init. these steps must be done now so
|
||||
+ * that we can use set_pxa_fb_info */
|
||||
+static void __init n516_presetup_fb(void)
|
||||
+{
|
||||
+ int padding_size;
|
||||
+ int totalsize;
|
||||
+
|
||||
+ /* the frame buffer is divided as follows:
|
||||
+ command | CRC | padding
|
||||
+ 16kb waveform data | CRC | padding
|
||||
+ image data | CRC
|
||||
+ */
|
||||
+
|
||||
+ n516_board_info.fw = 800;
|
||||
+ n516_board_info.fh = 624;
|
||||
+
|
||||
+ /* waveform must be 16k + 2 for checksum */
|
||||
+ n516_board_info.wfm_size = roundup(16*1024 + 2, n516_board_info.fw);
|
||||
+
|
||||
+ padding_size = PAGE_SIZE + (4 * n516_board_info.fw);
|
||||
+
|
||||
+ /* total is 1 cmd , 1 wfm, padding and image */
|
||||
+ totalsize = n516_board_info.fw + n516_board_info.wfm_size;
|
||||
+ totalsize += padding_size + (n516_board_info.fw*n516_board_info.fh);
|
||||
+
|
||||
+ /* save this off because we're manipulating fw after this and
|
||||
+ * we'll need it when we're ready to setup the framebuffer */
|
||||
+
|
||||
+ /* the reason we do this adjustment is because we want to acquire
|
||||
+ * more framebuffer memory without imposing custom awareness on the
|
||||
+ * underlying driver */
|
||||
+ n516_fb_pdata.modes[0].yres = DIV_ROUND_UP(totalsize, n516_board_info.fw);
|
||||
+
|
||||
+ jz4740_framebuffer_device.dev.platform_data = &n516_fb_pdata;
|
||||
+ platform_device_register(&jz4740_framebuffer_device);
|
||||
+}
|
||||
+
|
||||
+/* this gets called by metronomefb as part of its init, in our case, we
|
||||
+ * have already completed initial framebuffer init in presetup_fb so we
|
||||
+ * can just setup the fb access pointers */
|
||||
+static int n516_setup_fb(struct metronomefb_par *par)
|
||||
+{
|
||||
+ /* metromem was set up by the notifier in share_video_mem so now
|
||||
+ * we can use its value to calculate the other entries */
|
||||
+ par->metromem_cmd = (struct metromem_cmd *) n516_board_info.metromem;
|
||||
+ par->metromem_wfm = n516_board_info.metromem + n516_board_info.fw;
|
||||
+ par->metromem_img = par->metromem_wfm + n516_board_info.wfm_size;
|
||||
+ par->metromem_img_csum = (u16 *) (par->metromem_img + (n516_board_info.fw * n516_board_info.fh));
|
||||
+ par->metromem_dma = n516_board_info.host_fbinfo->fix.smem_start;
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int n516_get_panel_type(void)
|
||||
+{
|
||||
+ return 5;
|
||||
+}
|
||||
+
|
||||
+static irqreturn_t n516_handle_irq(int irq, void *dev_id)
|
||||
+{
|
||||
+ struct metronomefb_par *par = dev_id;
|
||||
+
|
||||
+ dev_dbg(&par->pdev->dev, "Metronome IRQ! RDY=%d\n", gpio_get_value(GPIO_DISPLAY_RDY));
|
||||
+ wake_up_all(&par->waitq);
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static void n516_power_ctl(struct metronomefb_par *par, int cmd)
|
||||
+{
|
||||
+ switch (cmd) {
|
||||
+ case METRONOME_POWER_OFF:
|
||||
+ gpio_set_value(GPIO_DISPLAY_OFF_N, 1);
|
||||
+ n516_enable_hostfb(false);
|
||||
+ break;
|
||||
+ case METRONOME_POWER_ON:
|
||||
+ gpio_set_value(GPIO_DISPLAY_OFF_N, 0);
|
||||
+ n516_enable_hostfb(true);
|
||||
+ break;
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
+static int n516_get_rdy(struct metronomefb_par *par)
|
||||
+{
|
||||
+ return gpio_get_value(GPIO_DISPLAY_RDY);
|
||||
+}
|
||||
+
|
||||
+static int n516_get_err(struct metronomefb_par *par)
|
||||
+{
|
||||
+ return gpio_get_value(GPIO_DISPLAY_ERR);
|
||||
+}
|
||||
+
|
||||
+static int n516_setup_irq(struct fb_info *info)
|
||||
+{
|
||||
+ int ret;
|
||||
+
|
||||
+ dev_dbg(&n516_device->dev, "ENTER %s\n", __func__);
|
||||
+
|
||||
+ ret = request_irq(gpio_to_irq(GPIO_DISPLAY_RDY), n516_handle_irq,
|
||||
+ IRQF_TRIGGER_RISING,
|
||||
+ "n516", info->par);
|
||||
+ if (ret)
|
||||
+ dev_err(&n516_device->dev, "request_irq failed: %d\n", ret);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static void n516_set_rst(struct metronomefb_par *par, int state)
|
||||
+{
|
||||
+ dev_dbg(&n516_device->dev, "ENTER %s, RDY=%d\n", __func__, gpio_get_value(GPIO_DISPLAY_RDY));
|
||||
+ if (state)
|
||||
+ gpio_set_value(GPIO_DISPLAY_RST_L, 1);
|
||||
+ else
|
||||
+ gpio_set_value(GPIO_DISPLAY_RST_L, 0);
|
||||
+}
|
||||
+
|
||||
+static void n516_set_stdby(struct metronomefb_par *par, int state)
|
||||
+{
|
||||
+ dev_dbg(&n516_device->dev, "ENTER %s, RDY=%d\n", __func__, gpio_get_value(GPIO_DISPLAY_RDY));
|
||||
+ if (state)
|
||||
+ gpio_set_value(GPIO_DISPLAY_STBY, 1);
|
||||
+ else
|
||||
+ gpio_set_value(GPIO_DISPLAY_STBY, 0);
|
||||
+}
|
||||
+
|
||||
+static int n516_wait_event(struct metronomefb_par *par)
|
||||
+{
|
||||
+ unsigned long timeout = jiffies + HZ / 20;
|
||||
+
|
||||
+ dev_dbg(&n516_device->dev, "ENTER1 %s, RDY=%d\n",
|
||||
+ __func__, gpio_get_value(GPIO_DISPLAY_RDY));
|
||||
+ while (n516_get_rdy(par) && time_before(jiffies, timeout))
|
||||
+ schedule();
|
||||
+
|
||||
+ dev_dbg(&n516_device->dev, "ENTER2 %s, RDY=%d\n",
|
||||
+ __func__, gpio_get_value(GPIO_DISPLAY_RDY));
|
||||
+ return wait_event_timeout(par->waitq,
|
||||
+ n516_get_rdy(par), HZ * 2) ? 0 : -EIO;
|
||||
+}
|
||||
+
|
||||
+static int n516_wait_event_intr(struct metronomefb_par *par)
|
||||
+{
|
||||
+ unsigned long timeout = jiffies + HZ/20;
|
||||
+
|
||||
+ dev_dbg(&n516_device->dev, "ENTER1 %s, RDY=%d\n",
|
||||
+ __func__, gpio_get_value(GPIO_DISPLAY_RDY));
|
||||
+ while (n516_get_rdy(par) && time_before(jiffies, timeout))
|
||||
+ schedule();
|
||||
+
|
||||
+ dev_dbg(&n516_device->dev, "ENTER2 %s, RDY=%d\n",
|
||||
+ __func__, gpio_get_value(GPIO_DISPLAY_RDY));
|
||||
+ return wait_event_interruptible_timeout(par->waitq,
|
||||
+ n516_get_rdy(par), HZ * 2) ? 0 : -EIO;
|
||||
+}
|
||||
+
|
||||
+static void n516_cleanup(struct metronomefb_par *par)
|
||||
+{
|
||||
+ int i;
|
||||
+
|
||||
+ free_irq(gpio_to_irq(GPIO_DISPLAY_RDY), par);
|
||||
+ for (i = 0; i < ARRAY_SIZE(metronome_gpios); ++i)
|
||||
+ gpio_free(metronome_gpios[i]);
|
||||
+}
|
||||
+
|
||||
+static struct metronome_board n516_board __initdata = {
|
||||
+ .owner = THIS_MODULE,
|
||||
+ .power_ctl = n516_power_ctl,
|
||||
+ .setup_irq = n516_setup_irq,
|
||||
+ .setup_io = n516_init_metronome_gpios,
|
||||
+ .setup_fb = n516_setup_fb,
|
||||
+ .set_rst = n516_set_rst,
|
||||
+ .get_err = n516_get_err,
|
||||
+ .get_rdy = n516_get_rdy,
|
||||
+ .set_stdby = n516_set_stdby,
|
||||
+ .met_wait_event = n516_wait_event,
|
||||
+ .met_wait_event_intr = n516_wait_event_intr,
|
||||
+ .get_panel_type = n516_get_panel_type,
|
||||
+ .cleanup = n516_cleanup,
|
||||
+};
|
||||
+
|
||||
+static int __init n516_init(void)
|
||||
+{
|
||||
+ int ret;
|
||||
+
|
||||
+ /* Keep the metronome off, until its driver is loaded */
|
||||
+ ret = gpio_request(GPIO_DISPLAY_OFF_N, "Display off");
|
||||
+ if (ret)
|
||||
+ return ret;
|
||||
+
|
||||
+ gpio_direction_output(GPIO_DISPLAY_OFF_N, 1);
|
||||
+
|
||||
+ /* before anything else, we request notification for any fb
|
||||
+ * creation events */
|
||||
+ fb_register_client(&n516_fb_notif);
|
||||
+
|
||||
+ n516_device = platform_device_alloc("metronomefb", -1);
|
||||
+ if (!n516_device)
|
||||
+ return -ENOMEM;
|
||||
+
|
||||
+ /* the n516_board that will be seen by metronomefb is a copy */
|
||||
+ platform_device_add_data(n516_device, &n516_board,
|
||||
+ sizeof(n516_board));
|
||||
+
|
||||
+ n516_presetup_fb();
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+module_init(n516_init);
|
||||
+
|
||||
+MODULE_DESCRIPTION("board driver for n516 display");
|
||||
+MODULE_AUTHOR("Yauhen Kharuzhy");
|
||||
+MODULE_LICENSE("GPL");
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/board-n516.c
|
||||
@@ -0,0 +1,203 @@
|
||||
+/*
|
||||
+ * linux/arch/mips/jz4740/board-516.c
|
||||
+ *
|
||||
+ * JZ4740 n516 board setup routines.
|
||||
+ *
|
||||
+ * Copyright (c) 2009, Yauhen Kharuzhy <jekhor@gmail.com>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License as published by
|
||||
+ * the Free Software Foundation; either version 2 of the License, or
|
||||
+ * (at your option) any later version.
|
||||
+ */
|
||||
+
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/sched.h>
|
||||
+#include <linux/ioport.h>
|
||||
+#include <linux/mm.h>
|
||||
+#include <linux/console.h>
|
||||
+#include <linux/delay.h>
|
||||
+#include <linux/i2c.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/mtd/mtd.h>
|
||||
+#include <linux/leds.h>
|
||||
+
|
||||
+#include <linux/power_supply.h>
|
||||
+#include <linux/power/gpio-charger.h>
|
||||
+
|
||||
+#include <linux/i2c.h>
|
||||
+#include <linux/i2c-gpio.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/jz4740_mmc.h>
|
||||
+#include <asm/mach-jz4740/jz4740_nand.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/board-n516.h>
|
||||
+#include <asm/mach-jz4740/platform.h>
|
||||
+
|
||||
+#include "clock.h"
|
||||
+
|
||||
+static long n516_panic_blink(long time)
|
||||
+{
|
||||
+ gpio_set_value(GPIO_LED_ENABLE, 1);
|
||||
+ mdelay(200);
|
||||
+ gpio_set_value(GPIO_LED_ENABLE, 0);
|
||||
+ mdelay(200);
|
||||
+
|
||||
+ return 400;
|
||||
+}
|
||||
+
|
||||
+static void __init board_gpio_setup(void)
|
||||
+{
|
||||
+/* jz_gpio_enable_pullup(JZ_GPIO_PORTD(23));
|
||||
+ jz_gpio_enable_pullup(JZ_GPIO_PORTD(24));*/
|
||||
+}
|
||||
+
|
||||
+static struct i2c_gpio_platform_data n516_i2c_pdata = {
|
||||
+ .sda_pin = JZ_GPIO_PORTD(23),
|
||||
+ .scl_pin = JZ_GPIO_PORTD(24),
|
||||
+ .udelay = 2,
|
||||
+ .timeout = 3 * HZ,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device n516_i2c_device = {
|
||||
+ .name = "i2c-gpio",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &n516_i2c_pdata,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static const struct i2c_board_info n516_i2c_board_info[] = {
|
||||
+ {
|
||||
+ .type = "LPC524",
|
||||
+ .addr = 0x54,
|
||||
+ },
|
||||
+ {
|
||||
+ .type = "lm75a",
|
||||
+ .addr = 0x48,
|
||||
+ }
|
||||
+};
|
||||
+
|
||||
+static struct jz4740_mmc_platform_data n516_mmc_pdata = {
|
||||
+ .gpio_card_detect = GPIO_SD_CD_N,
|
||||
+ .card_detect_active_low = 1,
|
||||
+ .gpio_read_only = -1,
|
||||
+ .gpio_power = GPIO_SD_VCC_EN_N,
|
||||
+ .power_active_low = 1,
|
||||
+};
|
||||
+
|
||||
+static struct gpio_led n516_leds[] = {
|
||||
+ {
|
||||
+ .name = "n516:blue:power",
|
||||
+ .gpio = GPIO_LED_ENABLE,
|
||||
+ .default_state = LEDS_GPIO_DEFSTATE_ON,
|
||||
+ .default_trigger = "nand-disk",
|
||||
+ }
|
||||
+};
|
||||
+
|
||||
+static struct gpio_led_platform_data n516_leds_pdata = {
|
||||
+ .leds = n516_leds,
|
||||
+ .num_leds = ARRAY_SIZE(n516_leds),
|
||||
+};
|
||||
+
|
||||
+static struct platform_device n516_leds_device = {
|
||||
+ .name = "leds-gpio",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &n516_leds_pdata,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct mtd_partition n516_partitions[] = {
|
||||
+ { .name = "NAND BOOT partition",
|
||||
+ .offset = 0 * 0x100000,
|
||||
+ .size = 4 * 0x100000,
|
||||
+ },
|
||||
+ { .name = "NAND KERNEL partition",
|
||||
+ .offset = 4 * 0x100000,
|
||||
+ .size = 4 * 0x100000,
|
||||
+ },
|
||||
+ { .name = "NAND ROOTFS partition",
|
||||
+ .offset = 8 * 0x100000,
|
||||
+ .size = 504 * 0x100000,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct nand_ecclayout n516_ecclayout = {
|
||||
+/* .eccbytes = 36,
|
||||
+ .eccpos = {
|
||||
+ 6, 7, 8, 9, 10, 11, 12, 13, 14,
|
||||
+ 15, 16, 17, 18, 19, 20, 21, 22, 23,
|
||||
+ 24, 25, 26, 27, 28, 29, 30, 31, 32,
|
||||
+ 33, 34, 35, 36, 37, 38, 39, 40, 41,
|
||||
+ },*/
|
||||
+ .oobfree = {
|
||||
+ {
|
||||
+ .offset = 2,
|
||||
+ .length = 4
|
||||
+ },
|
||||
+ {
|
||||
+ .offset = 42,
|
||||
+ .length = 22,
|
||||
+ }
|
||||
+ }
|
||||
+};
|
||||
+
|
||||
+static struct jz_nand_platform_data n516_nand_pdata = {
|
||||
+ .ecc_layout = &n516_ecclayout,
|
||||
+ .partitions = n516_partitions,
|
||||
+ .num_partitions = ARRAY_SIZE(n516_partitions),
|
||||
+ .busy_gpio = 94,
|
||||
+};
|
||||
+
|
||||
+static char *n516_batteries[] = {
|
||||
+ "n516_battery",
|
||||
+};
|
||||
+
|
||||
+static struct gpio_charger_platform_data n516_charger_pdata = {
|
||||
+ .name = "usb",
|
||||
+ .type = POWER_SUPPLY_TYPE_USB,
|
||||
+ .gpio = GPIO_USB_DETECT,
|
||||
+ .gpio_active_low = 1,
|
||||
+ .batteries = n516_batteries,
|
||||
+ .num_batteries = ARRAY_SIZE(n516_batteries),
|
||||
+};
|
||||
+
|
||||
+static struct platform_device n516_charger_device = {
|
||||
+ .name = "gpio-charger",
|
||||
+ .dev = {
|
||||
+ .platform_data = &n516_charger_pdata,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct platform_device *n516_devices[] __initdata = {
|
||||
+ &jz4740_nand_device,
|
||||
+ &n516_leds_device,
|
||||
+ &jz4740_mmc_device,
|
||||
+ &jz4740_i2s_device,
|
||||
+ &jz4740_codec_device,
|
||||
+ &jz4740_rtc_device,
|
||||
+ &jz4740_udc_device,
|
||||
+ &n516_i2c_device,
|
||||
+ &n516_charger_device,
|
||||
+};
|
||||
+
|
||||
+struct jz4740_clock_board_data jz4740_clock_bdata = {
|
||||
+ .ext_rate = 12000000,
|
||||
+ .rtc_rate = 32768,
|
||||
+};
|
||||
+
|
||||
+extern int jz_gpiolib_init(void);
|
||||
+
|
||||
+static int n516_setup_platform(void)
|
||||
+{
|
||||
+ board_gpio_setup();
|
||||
+
|
||||
+ panic_blink = n516_panic_blink;
|
||||
+ i2c_register_board_info(0, n516_i2c_board_info, ARRAY_SIZE(n516_i2c_board_info));
|
||||
+ jz4740_mmc_device.dev.platform_data = &n516_mmc_pdata;
|
||||
+ jz4740_nand_device.dev.platform_data = &n516_nand_pdata;
|
||||
+
|
||||
+ return platform_add_devices(n516_devices, ARRAY_SIZE(n516_devices));
|
||||
+}
|
||||
+arch_initcall(n516_setup_platform);
|
@ -0,0 +1,365 @@
|
||||
From 7c51f9f9bab723d2cf7ea458ea459cc392a753f7 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 24 Apr 2010 17:25:23 +0200
|
||||
Subject: [PATCH] Add n526 board support
|
||||
|
||||
---
|
||||
arch/mips/jz4740/Kconfig | 4 +
|
||||
arch/mips/jz4740/Makefile | 1 +
|
||||
arch/mips/jz4740/board-n526.c | 327 +++++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 332 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/jz4740/board-n526.c
|
||||
|
||||
--- a/arch/mips/jz4740/Kconfig
|
||||
+++ b/arch/mips/jz4740/Kconfig
|
||||
@@ -10,6 +10,10 @@ config JZ4740_N516
|
||||
bool "Hanvon n516 eBook reader"
|
||||
select SOC_JZ4740
|
||||
|
||||
+config JZ4740_N526
|
||||
+ bool "Hanvon n526 eBook reader"
|
||||
+ select SOC_JZ4740
|
||||
+
|
||||
endchoice
|
||||
|
||||
config HAVE_PWM
|
||||
--- a/arch/mips/jz4740/Makefile
|
||||
+++ b/arch/mips/jz4740/Makefile
|
||||
@@ -13,6 +13,7 @@ obj-$(CONFIG_DEBUG_FS) += clock-debugfs.
|
||||
|
||||
obj-$(CONFIG_JZ4740_QI_LB60) += board-qi_lb60.o
|
||||
obj-$(CONFIG_JZ4740_N516) += board-n516.o board-n516-display.o
|
||||
+obj-$(CONFIG_JZ4740_N526) += board-n526.o
|
||||
|
||||
# PM support
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/jz4740/board-n526.c
|
||||
@@ -0,0 +1,327 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * N526 eBook reader support
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/gpio.h>
|
||||
+
|
||||
+
|
||||
+#include <linux/power_supply.h>
|
||||
+
|
||||
+#include <video/broadsheetfb.h>
|
||||
+#include <linux/delay.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+
|
||||
+#include <linux/input.h>
|
||||
+#include <linux/gpio_keys.h>
|
||||
+
|
||||
+#include <linux/i2c.h>
|
||||
+#include <linux/i2c-gpio.h>
|
||||
+
|
||||
+#include "clock.h"
|
||||
+
|
||||
+#include <asm/mach-jz4740/jz4740_mmc.h>
|
||||
+#include <asm/mach-jz4740/jz4740_nand.h>
|
||||
+#include <asm/mach-jz4740/jz4740_fb.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/platform.h>
|
||||
+
|
||||
+/* NAND */
|
||||
+static struct nand_ecclayout n526_ecclayout = {
|
||||
+/* .eccbytes = 36,
|
||||
+ .eccpos = {
|
||||
+ 6, 7, 8, 9, 10, 11, 12, 13,
|
||||
+ 14, 15, 16, 17, 18, 19, 20, 21,
|
||||
+ 22, 23, 24, 25, 26, 27, 28, 29,
|
||||
+ 30, 31, 32, 33, 34, 35, 36, 37,
|
||||
+ 38, 39, 40, 41},*/
|
||||
+ .oobfree = {
|
||||
+ {.offset = 2,
|
||||
+ .length = 4},
|
||||
+ {.offset = 42,
|
||||
+ .length = 22}}
|
||||
+};
|
||||
+
|
||||
+static struct mtd_partition n526_partitions[] = {
|
||||
+ { .name = "NAND BOOT partition",
|
||||
+ .offset = 0 * 0x100000,
|
||||
+ .size = 4 * 0x100000,
|
||||
+ },
|
||||
+ { .name = "NAND KERNEL partition",
|
||||
+ .offset = 4 * 0x100000,
|
||||
+ .size = 4 * 0x100000,
|
||||
+ },
|
||||
+ { .name = "NAND ROOTFS partition",
|
||||
+ .offset = 16 * 0x100000,
|
||||
+ .size = 498 * 0x100000,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct jz_nand_platform_data n526_nand_pdata = {
|
||||
+ .ecc_layout = &n526_ecclayout,
|
||||
+ .partitions = n526_partitions,
|
||||
+ .num_partitions = ARRAY_SIZE(n526_partitions),
|
||||
+ .busy_gpio = 94,
|
||||
+};
|
||||
+
|
||||
+static struct jz4740_mmc_platform_data n526_mmc_pdata = {
|
||||
+ .gpio_card_detect = JZ_GPIO_PORTD(7),
|
||||
+ .card_detect_active_low = 1,
|
||||
+ .gpio_read_only = -1,
|
||||
+ .gpio_power = JZ_GPIO_PORTD(17),
|
||||
+ .power_active_low = 1,
|
||||
+};
|
||||
+
|
||||
+static struct gpio_led n526_leds[] = {
|
||||
+ {
|
||||
+ .name = "n526:blue:power",
|
||||
+ .gpio = JZ_GPIO_PORTD(28),
|
||||
+ .default_state = LEDS_GPIO_DEFSTATE_ON,
|
||||
+ }
|
||||
+};
|
||||
+
|
||||
+static struct gpio_led_platform_data n526_leds_pdata = {
|
||||
+ .leds = n526_leds,
|
||||
+ .num_leds = ARRAY_SIZE(n526_leds),
|
||||
+};
|
||||
+
|
||||
+static struct platform_device n526_leds_device = {
|
||||
+ .name = "leds-gpio",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &n526_leds_pdata,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static void __init board_gpio_setup(void)
|
||||
+{
|
||||
+ /* We only need to enable/disable pullup here for pins used in generic
|
||||
+ * drivers. Everything else is done by the drivers themselfs. */
|
||||
+ jz_gpio_disable_pullup(JZ_GPIO_PORTD(17));
|
||||
+ jz_gpio_enable_pullup(JZ_GPIO_PORTD(7));
|
||||
+ jz_gpio_disable_pullup(JZ_GPIO_PORTC(19));
|
||||
+ jz_gpio_disable_pullup(JZ_GPIO_PORTC(20));
|
||||
+ jz_gpio_disable_pullup(JZ_GPIO_PORTC(21));
|
||||
+ jz_gpio_disable_pullup(JZ_GPIO_PORTC(23));
|
||||
+}
|
||||
+
|
||||
+
|
||||
+static const int n526_eink_ctrl_gpios[] = {
|
||||
+ 0,
|
||||
+ JZ_GPIO_PORTC(23),
|
||||
+ JZ_GPIO_PORTC(19),
|
||||
+ JZ_GPIO_PORTC(20),
|
||||
+};
|
||||
+
|
||||
+static void n526_eink_set_ctl(struct broadsheetfb_par * par, unsigned char ctrl, u8
|
||||
+value)
|
||||
+{
|
||||
+ gpio_set_value(n526_eink_ctrl_gpios[ctrl], value);
|
||||
+}
|
||||
+
|
||||
+
|
||||
+static int n526_eink_wait(struct broadsheetfb_par *par)
|
||||
+{
|
||||
+ wait_event(par->waitq, gpio_get_value(JZ_GPIO_PORTB(17)));
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static u16 n526_eink_get_hdb(struct broadsheetfb_par *par)
|
||||
+{
|
||||
+ u16 value = 0;
|
||||
+ jz_gpio_port_direction_input(JZ_GPIO_PORTC(0), 0xffff);
|
||||
+ gpio_set_value(JZ_GPIO_PORTC(21), 0);
|
||||
+ mdelay(100);
|
||||
+
|
||||
+ value = jz_gpio_port_get_value(JZ_GPIO_PORTC(0), 0xffff);
|
||||
+
|
||||
+ gpio_set_value(JZ_GPIO_PORTC(21), 1);
|
||||
+ jz_gpio_port_direction_output(JZ_GPIO_PORTC(0), 0xffff);
|
||||
+ return value;
|
||||
+}
|
||||
+
|
||||
+static void n526_eink_set_hdb(struct broadsheetfb_par *par, u16 value)
|
||||
+{
|
||||
+ jz_gpio_port_set_value(JZ_GPIO_PORTC(0), value, 0xffff);
|
||||
+}
|
||||
+
|
||||
+static int n526_eink_init(struct broadsheetfb_par *par)
|
||||
+{
|
||||
+ int i;
|
||||
+
|
||||
+ gpio_request(JZ_GPIO_PORTD(1), "display reset");
|
||||
+ gpio_direction_output(JZ_GPIO_PORTD(1), 1);
|
||||
+ mdelay(10);
|
||||
+ gpio_set_value(JZ_GPIO_PORTD(1), 0);
|
||||
+
|
||||
+ gpio_request(JZ_GPIO_PORTB(18), "eink enable");
|
||||
+ gpio_direction_output(JZ_GPIO_PORTB(18), 0);
|
||||
+
|
||||
+ gpio_request(JZ_GPIO_PORTB(29), "foobar");
|
||||
+ gpio_direction_output(JZ_GPIO_PORTB(29), 1);
|
||||
+
|
||||
+ for(i = 1; i < ARRAY_SIZE(n526_eink_ctrl_gpios); ++i) {
|
||||
+ gpio_request(n526_eink_ctrl_gpios[i], "eink display ctrl");
|
||||
+ gpio_direction_output(n526_eink_ctrl_gpios[i], 0);
|
||||
+ }
|
||||
+
|
||||
+ gpio_request(JZ_GPIO_PORTC(22), "foobar");
|
||||
+ gpio_direction_input(JZ_GPIO_PORTC(22));
|
||||
+ gpio_request(JZ_GPIO_PORTC(21), "eink nRD");
|
||||
+ gpio_direction_output(JZ_GPIO_PORTC(21), 1);
|
||||
+
|
||||
+ for(i = 0; i < 16; ++i) {
|
||||
+ gpio_request(JZ_GPIO_PORTC(i), "eink display data");
|
||||
+ }
|
||||
+ jz_gpio_port_direction_output(JZ_GPIO_PORTC(0), 0xffff);
|
||||
+
|
||||
+ gpio_set_value(JZ_GPIO_PORTB(18), 1);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static irqreturn_t n526_eink_busy_irq(int irq, void *devid)
|
||||
+{
|
||||
+ struct broadsheetfb_par *par = devid;
|
||||
+ wake_up(&par->waitq);
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static int n526_eink_setup_irq(struct fb_info *info)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct broadsheetfb_par *par = info->par;
|
||||
+
|
||||
+ gpio_request(JZ_GPIO_PORTB(17), "eink busy");
|
||||
+ gpio_direction_input(JZ_GPIO_PORTB(17));
|
||||
+
|
||||
+ ret = request_irq(gpio_to_irq(JZ_GPIO_PORTB(17)), n526_eink_busy_irq,
|
||||
+ IRQF_DISABLED | IRQF_TRIGGER_RISING,
|
||||
+ "eink busyline", par);
|
||||
+ if (ret)
|
||||
+ printk("n526 display: Failed to request busyline irq: %d\n", ret);
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static void n526_eink_cleanup(struct broadsheetfb_par *par)
|
||||
+{
|
||||
+}
|
||||
+
|
||||
+static struct broadsheet_board broadsheet_pdata = {
|
||||
+ .owner = THIS_MODULE,
|
||||
+ .init = n526_eink_init,
|
||||
+ .wait_for_rdy = n526_eink_wait,
|
||||
+ .set_ctl = n526_eink_set_ctl,
|
||||
+ .set_hdb = n526_eink_set_hdb,
|
||||
+ .get_hdb = n526_eink_get_hdb,
|
||||
+ .cleanup = n526_eink_cleanup,
|
||||
+ .setup_irq = n526_eink_setup_irq,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device n526_broadsheet_device = {
|
||||
+ .name = "broadsheetfb",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &broadsheet_pdata,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct gpio_keys_button qi_lb60_gpio_keys_buttons[] = {
|
||||
+ [0] = {
|
||||
+ .code = KEY_ENTER,
|
||||
+ .gpio = 0,
|
||||
+ .active_low = 1,
|
||||
+ .desc = "Power",
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct gpio_keys_platform_data qi_lb60_gpio_keys_data = {
|
||||
+ .nbuttons = ARRAY_SIZE(qi_lb60_gpio_keys_buttons),
|
||||
+ .buttons = qi_lb60_gpio_keys_buttons,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device qi_lb60_gpio_keys = {
|
||||
+ .name = "gpio-keys",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &qi_lb60_gpio_keys_data,
|
||||
+ }
|
||||
+};
|
||||
+
|
||||
+static struct i2c_gpio_platform_data n526_i2c_pdata = {
|
||||
+ .sda_pin = JZ_GPIO_PORTD(23),
|
||||
+ .scl_pin = JZ_GPIO_PORTD(24),
|
||||
+ .udelay = 2,
|
||||
+ .timeout = 3 * HZ,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device n526_i2c_device = {
|
||||
+ .name = "i2c-gpio",
|
||||
+ .id = -1,
|
||||
+ .dev = {
|
||||
+ .platform_data = &n526_i2c_pdata,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct i2c_board_info n526_i2c_board_info = {
|
||||
+ .type = "n526-lpc",
|
||||
+ .addr = 0x54,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device *jz_platform_devices[] __initdata = {
|
||||
+ &jz4740_usb_ohci_device,
|
||||
+ &jz4740_udc_device,
|
||||
+ &jz4740_mmc_device,
|
||||
+ &jz4740_nand_device,
|
||||
+ &jz4740_i2s_device,
|
||||
+ &jz4740_codec_device,
|
||||
+ &jz4740_rtc_device,
|
||||
+ &n526_leds_device,
|
||||
+ &n526_broadsheet_device,
|
||||
+ &qi_lb60_gpio_keys,
|
||||
+ &n526_i2c_device,
|
||||
+};
|
||||
+
|
||||
+static int __init n526_init_platform_devices(void)
|
||||
+{
|
||||
+
|
||||
+ jz4740_nand_device.dev.platform_data = &n526_nand_pdata;
|
||||
+ jz4740_mmc_device.dev.platform_data = &n526_mmc_pdata;
|
||||
+
|
||||
+ n526_i2c_board_info.irq = gpio_to_irq(JZ_GPIO_PORTD(14)),
|
||||
+ i2c_register_board_info(0, &n526_i2c_board_info, 1);
|
||||
+
|
||||
+ return platform_add_devices(jz_platform_devices,
|
||||
+ ARRAY_SIZE(jz_platform_devices));
|
||||
+
|
||||
+}
|
||||
+
|
||||
+struct jz4740_clock_board_data jz4740_clock_bdata = {
|
||||
+ .ext_rate = 12000000,
|
||||
+ .rtc_rate = 32768,
|
||||
+};
|
||||
+
|
||||
+static int __init n526_board_setup(void)
|
||||
+{
|
||||
+ board_gpio_setup();
|
||||
+
|
||||
+ if (n526_init_platform_devices())
|
||||
+ panic("Failed to initalize platform devices\n");
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+arch_initcall(n526_board_setup);
|
601
target/linux/xburst/patches-2.6.35/050-nand.patch
Normal file
601
target/linux/xburst/patches-2.6.35/050-nand.patch
Normal file
@ -0,0 +1,601 @@
|
||||
From c09d9002953c1182843050df1d4c639dea4af7f6 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 17 Jul 2010 11:15:29 +0000
|
||||
Subject: [PATCH] MTD: Nand: Add JZ4740 NAND driver
|
||||
|
||||
Add support for the NAND controller on JZ4740 SoCs.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: David Woodhouse <dwmw2@infradead.org>
|
||||
Cc: linux-mtd@lists.infradead.org
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1470/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/include/asm/mach-jz4740/jz4740_nand.h | 34 ++
|
||||
drivers/mtd/nand/Kconfig | 6 +
|
||||
drivers/mtd/nand/Makefile | 1 +
|
||||
drivers/mtd/nand/jz4740_nand.c | 516 +++++++++++++++++++++++
|
||||
4 files changed, 557 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/jz4740_nand.h
|
||||
create mode 100644 drivers/mtd/nand/jz4740_nand.c
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/jz4740_nand.h
|
||||
@@ -0,0 +1,34 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 SoC NAND controller driver
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __ASM_MACH_JZ4740_JZ4740_NAND_H__
|
||||
+#define __ASM_MACH_JZ4740_JZ4740_NAND_H__
|
||||
+
|
||||
+#include <linux/mtd/nand.h>
|
||||
+#include <linux/mtd/partitions.h>
|
||||
+
|
||||
+struct jz_nand_platform_data {
|
||||
+ int num_partitions;
|
||||
+ struct mtd_partition *partitions;
|
||||
+
|
||||
+ struct nand_ecclayout *ecc_layout;
|
||||
+
|
||||
+ unsigned int busy_gpio;
|
||||
+
|
||||
+ void (*ident_callback)(struct platform_device *, struct nand_chip *,
|
||||
+ struct mtd_partition **, int *num_partitions);
|
||||
+};
|
||||
+
|
||||
+#endif
|
||||
--- a/drivers/mtd/nand/Kconfig
|
||||
+++ b/drivers/mtd/nand/Kconfig
|
||||
@@ -526,4 +526,10 @@ config MTD_NAND_NUC900
|
||||
This enables the driver for the NAND Flash on evaluation board based
|
||||
on w90p910 / NUC9xx.
|
||||
|
||||
+config MTD_NAND_JZ4740
|
||||
+ tristate "Support for JZ4740 SoC NAND controller"
|
||||
+ depends on MACH_JZ4740
|
||||
+ help
|
||||
+ Enables support for NAND Flash on JZ4740 SoC based boards.
|
||||
+
|
||||
endif # MTD_NAND
|
||||
--- a/drivers/mtd/nand/Makefile
|
||||
+++ b/drivers/mtd/nand/Makefile
|
||||
@@ -46,5 +46,6 @@ obj-$(CONFIG_MTD_NAND_NOMADIK) += nomad
|
||||
obj-$(CONFIG_MTD_NAND_BCM_UMI) += bcm_umi_nand.o nand_bcm_umi.o
|
||||
obj-$(CONFIG_MTD_NAND_MPC5121_NFC) += mpc5121_nfc.o
|
||||
obj-$(CONFIG_MTD_NAND_RICOH) += r852.o
|
||||
+obj-$(CONFIG_MTD_NAND_JZ4740) += jz4740_nand.o
|
||||
|
||||
nand-objs := nand_base.o nand_bbt.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/mtd/nand/jz4740_nand.c
|
||||
@@ -0,0 +1,516 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 SoC NAND controller driver
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/ioport.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/slab.h>
|
||||
+
|
||||
+#include <linux/mtd/mtd.h>
|
||||
+#include <linux/mtd/nand.h>
|
||||
+#include <linux/mtd/partitions.h>
|
||||
+
|
||||
+#include <linux/gpio.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/jz4740_nand.h>
|
||||
+
|
||||
+#define JZ_REG_NAND_CTRL 0x50
|
||||
+#define JZ_REG_NAND_ECC_CTRL 0x100
|
||||
+#define JZ_REG_NAND_DATA 0x104
|
||||
+#define JZ_REG_NAND_PAR0 0x108
|
||||
+#define JZ_REG_NAND_PAR1 0x10C
|
||||
+#define JZ_REG_NAND_PAR2 0x110
|
||||
+#define JZ_REG_NAND_IRQ_STAT 0x114
|
||||
+#define JZ_REG_NAND_IRQ_CTRL 0x118
|
||||
+#define JZ_REG_NAND_ERR(x) (0x11C + ((x) << 2))
|
||||
+
|
||||
+#define JZ_NAND_ECC_CTRL_PAR_READY BIT(4)
|
||||
+#define JZ_NAND_ECC_CTRL_ENCODING BIT(3)
|
||||
+#define JZ_NAND_ECC_CTRL_RS BIT(2)
|
||||
+#define JZ_NAND_ECC_CTRL_RESET BIT(1)
|
||||
+#define JZ_NAND_ECC_CTRL_ENABLE BIT(0)
|
||||
+
|
||||
+#define JZ_NAND_STATUS_ERR_COUNT (BIT(31) | BIT(30) | BIT(29))
|
||||
+#define JZ_NAND_STATUS_PAD_FINISH BIT(4)
|
||||
+#define JZ_NAND_STATUS_DEC_FINISH BIT(3)
|
||||
+#define JZ_NAND_STATUS_ENC_FINISH BIT(2)
|
||||
+#define JZ_NAND_STATUS_UNCOR_ERROR BIT(1)
|
||||
+#define JZ_NAND_STATUS_ERROR BIT(0)
|
||||
+
|
||||
+#define JZ_NAND_CTRL_ENABLE_CHIP(x) BIT((x) << 1)
|
||||
+#define JZ_NAND_CTRL_ASSERT_CHIP(x) BIT(((x) << 1) + 1)
|
||||
+
|
||||
+#define JZ_NAND_MEM_ADDR_OFFSET 0x10000
|
||||
+#define JZ_NAND_MEM_CMD_OFFSET 0x08000
|
||||
+
|
||||
+struct jz_nand {
|
||||
+ struct mtd_info mtd;
|
||||
+ struct nand_chip chip;
|
||||
+ void __iomem *base;
|
||||
+ struct resource *mem;
|
||||
+
|
||||
+ void __iomem *bank_base;
|
||||
+ struct resource *bank_mem;
|
||||
+
|
||||
+ struct jz_nand_platform_data *pdata;
|
||||
+ bool is_reading;
|
||||
+};
|
||||
+
|
||||
+static inline struct jz_nand *mtd_to_jz_nand(struct mtd_info *mtd)
|
||||
+{
|
||||
+ return container_of(mtd, struct jz_nand, mtd);
|
||||
+}
|
||||
+
|
||||
+static void jz_nand_cmd_ctrl(struct mtd_info *mtd, int dat, unsigned int ctrl)
|
||||
+{
|
||||
+ struct jz_nand *nand = mtd_to_jz_nand(mtd);
|
||||
+ struct nand_chip *chip = mtd->priv;
|
||||
+ uint32_t reg;
|
||||
+
|
||||
+ if (ctrl & NAND_CTRL_CHANGE) {
|
||||
+ BUG_ON((ctrl & NAND_ALE) && (ctrl & NAND_CLE));
|
||||
+ if (ctrl & NAND_ALE)
|
||||
+ chip->IO_ADDR_W = nand->bank_base + JZ_NAND_MEM_ADDR_OFFSET;
|
||||
+ else if (ctrl & NAND_CLE)
|
||||
+ chip->IO_ADDR_W = nand->bank_base + JZ_NAND_MEM_CMD_OFFSET;
|
||||
+ else
|
||||
+ chip->IO_ADDR_W = nand->bank_base;
|
||||
+
|
||||
+ reg = readl(nand->base + JZ_REG_NAND_CTRL);
|
||||
+ if (ctrl & NAND_NCE)
|
||||
+ reg |= JZ_NAND_CTRL_ASSERT_CHIP(0);
|
||||
+ else
|
||||
+ reg &= ~JZ_NAND_CTRL_ASSERT_CHIP(0);
|
||||
+ writel(reg, nand->base + JZ_REG_NAND_CTRL);
|
||||
+ }
|
||||
+ if (dat != NAND_CMD_NONE)
|
||||
+ writeb(dat, chip->IO_ADDR_W);
|
||||
+}
|
||||
+
|
||||
+static int jz_nand_dev_ready(struct mtd_info *mtd)
|
||||
+{
|
||||
+ struct jz_nand *nand = mtd_to_jz_nand(mtd);
|
||||
+ return gpio_get_value_cansleep(nand->pdata->busy_gpio);
|
||||
+}
|
||||
+
|
||||
+static void jz_nand_hwctl(struct mtd_info *mtd, int mode)
|
||||
+{
|
||||
+ struct jz_nand *nand = mtd_to_jz_nand(mtd);
|
||||
+ uint32_t reg;
|
||||
+
|
||||
+ writel(0, nand->base + JZ_REG_NAND_IRQ_STAT);
|
||||
+ reg = readl(nand->base + JZ_REG_NAND_ECC_CTRL);
|
||||
+
|
||||
+ reg |= JZ_NAND_ECC_CTRL_RESET;
|
||||
+ reg |= JZ_NAND_ECC_CTRL_ENABLE;
|
||||
+ reg |= JZ_NAND_ECC_CTRL_RS;
|
||||
+
|
||||
+ switch (mode) {
|
||||
+ case NAND_ECC_READ:
|
||||
+ reg &= ~JZ_NAND_ECC_CTRL_ENCODING;
|
||||
+ nand->is_reading = true;
|
||||
+ break;
|
||||
+ case NAND_ECC_WRITE:
|
||||
+ reg |= JZ_NAND_ECC_CTRL_ENCODING;
|
||||
+ nand->is_reading = false;
|
||||
+ break;
|
||||
+ default:
|
||||
+ break;
|
||||
+ }
|
||||
+
|
||||
+ writel(reg, nand->base + JZ_REG_NAND_ECC_CTRL);
|
||||
+}
|
||||
+
|
||||
+static int jz_nand_calculate_ecc_rs(struct mtd_info *mtd, const uint8_t *dat,
|
||||
+ uint8_t *ecc_code)
|
||||
+{
|
||||
+ struct jz_nand *nand = mtd_to_jz_nand(mtd);
|
||||
+ uint32_t reg, status;
|
||||
+ int i;
|
||||
+ unsigned int timeout = 1000;
|
||||
+ static uint8_t empty_block_ecc[] = {0xcd, 0x9d, 0x90, 0x58, 0xf4,
|
||||
+ 0x8b, 0xff, 0xb7, 0x6f};
|
||||
+
|
||||
+ if (nand->is_reading)
|
||||
+ return 0;
|
||||
+
|
||||
+ do {
|
||||
+ status = readl(nand->base + JZ_REG_NAND_IRQ_STAT);
|
||||
+ } while (!(status & JZ_NAND_STATUS_ENC_FINISH) && --timeout);
|
||||
+
|
||||
+ if (timeout == 0)
|
||||
+ return -1;
|
||||
+
|
||||
+ reg = readl(nand->base + JZ_REG_NAND_ECC_CTRL);
|
||||
+ reg &= ~JZ_NAND_ECC_CTRL_ENABLE;
|
||||
+ writel(reg, nand->base + JZ_REG_NAND_ECC_CTRL);
|
||||
+
|
||||
+ for (i = 0; i < 9; ++i)
|
||||
+ ecc_code[i] = readb(nand->base + JZ_REG_NAND_PAR0 + i);
|
||||
+
|
||||
+ /* If the written data is completly 0xff, we also want to write 0xff as
|
||||
+ * ecc, otherwise we will get in trouble when doing subpage writes. */
|
||||
+ if (memcmp(ecc_code, empty_block_ecc, 9) == 0)
|
||||
+ memset(ecc_code, 0xff, 9);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static void jz_nand_correct_data(uint8_t *dat, int index, int mask)
|
||||
+{
|
||||
+ int offset = index & 0x7;
|
||||
+ uint16_t data;
|
||||
+
|
||||
+ index += (index >> 3);
|
||||
+
|
||||
+ data = dat[index];
|
||||
+ data |= dat[index+1] << 8;
|
||||
+
|
||||
+ mask ^= (data >> offset) & 0x1ff;
|
||||
+ data &= ~(0x1ff << offset);
|
||||
+ data |= (mask << offset);
|
||||
+
|
||||
+ dat[index] = data & 0xff;
|
||||
+ dat[index+1] = (data >> 8) & 0xff;
|
||||
+}
|
||||
+
|
||||
+static int jz_nand_correct_ecc_rs(struct mtd_info *mtd, uint8_t *dat,
|
||||
+ uint8_t *read_ecc, uint8_t *calc_ecc)
|
||||
+{
|
||||
+ struct jz_nand *nand = mtd_to_jz_nand(mtd);
|
||||
+ int i, error_count, index;
|
||||
+ uint32_t reg, status, error;
|
||||
+ uint32_t t;
|
||||
+ unsigned int timeout = 1000;
|
||||
+
|
||||
+ t = read_ecc[0];
|
||||
+
|
||||
+ if (t == 0xff) {
|
||||
+ for (i = 1; i < 9; ++i)
|
||||
+ t &= read_ecc[i];
|
||||
+
|
||||
+ t &= dat[0];
|
||||
+ t &= dat[nand->chip.ecc.size / 2];
|
||||
+ t &= dat[nand->chip.ecc.size - 1];
|
||||
+
|
||||
+ if (t == 0xff) {
|
||||
+ for (i = 1; i < nand->chip.ecc.size - 1; ++i)
|
||||
+ t &= dat[i];
|
||||
+ if (t == 0xff)
|
||||
+ return 0;
|
||||
+ }
|
||||
+ }
|
||||
+
|
||||
+ for (i = 0; i < 9; ++i)
|
||||
+ writeb(read_ecc[i], nand->base + JZ_REG_NAND_PAR0 + i);
|
||||
+
|
||||
+ reg = readl(nand->base + JZ_REG_NAND_ECC_CTRL);
|
||||
+ reg |= JZ_NAND_ECC_CTRL_PAR_READY;
|
||||
+ writel(reg, nand->base + JZ_REG_NAND_ECC_CTRL);
|
||||
+
|
||||
+ do {
|
||||
+ status = readl(nand->base + JZ_REG_NAND_IRQ_STAT);
|
||||
+ } while (!(status & JZ_NAND_STATUS_DEC_FINISH) && --timeout);
|
||||
+
|
||||
+ if (timeout == 0)
|
||||
+ return -1;
|
||||
+
|
||||
+ reg = readl(nand->base + JZ_REG_NAND_ECC_CTRL);
|
||||
+ reg &= ~JZ_NAND_ECC_CTRL_ENABLE;
|
||||
+ writel(reg, nand->base + JZ_REG_NAND_ECC_CTRL);
|
||||
+
|
||||
+ if (status & JZ_NAND_STATUS_ERROR) {
|
||||
+ if (status & JZ_NAND_STATUS_UNCOR_ERROR)
|
||||
+ return -1;
|
||||
+
|
||||
+ error_count = (status & JZ_NAND_STATUS_ERR_COUNT) >> 29;
|
||||
+
|
||||
+ for (i = 0; i < error_count; ++i) {
|
||||
+ error = readl(nand->base + JZ_REG_NAND_ERR(i));
|
||||
+ index = ((error >> 16) & 0x1ff) - 1;
|
||||
+ if (index >= 0 && index < 512)
|
||||
+ jz_nand_correct_data(dat, index, error & 0x1ff);
|
||||
+ }
|
||||
+
|
||||
+ return error_count;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+
|
||||
+/* Copy paste of nand_read_page_hwecc_oob_first except for different eccpos
|
||||
+ * handling. The ecc area is for 4k chips 72 bytes long and thus does not fit
|
||||
+ * into the eccpos array. */
|
||||
+static int jz_nand_read_page_hwecc_oob_first(struct mtd_info *mtd,
|
||||
+ struct nand_chip *chip, uint8_t *buf, int page)
|
||||
+{
|
||||
+ int i, eccsize = chip->ecc.size;
|
||||
+ int eccbytes = chip->ecc.bytes;
|
||||
+ int eccsteps = chip->ecc.steps;
|
||||
+ uint8_t *p = buf;
|
||||
+ unsigned int ecc_offset = chip->page_shift;
|
||||
+
|
||||
+ /* Read the OOB area first */
|
||||
+ chip->cmdfunc(mtd, NAND_CMD_READOOB, 0, page);
|
||||
+ chip->read_buf(mtd, chip->oob_poi, mtd->oobsize);
|
||||
+ chip->cmdfunc(mtd, NAND_CMD_READ0, 0, page);
|
||||
+
|
||||
+ for (i = ecc_offset; eccsteps; eccsteps--, i += eccbytes, p += eccsize) {
|
||||
+ int stat;
|
||||
+
|
||||
+ chip->ecc.hwctl(mtd, NAND_ECC_READ);
|
||||
+ chip->read_buf(mtd, p, eccsize);
|
||||
+
|
||||
+ stat = chip->ecc.correct(mtd, p, &chip->oob_poi[i], NULL);
|
||||
+ if (stat < 0)
|
||||
+ mtd->ecc_stats.failed++;
|
||||
+ else
|
||||
+ mtd->ecc_stats.corrected += stat;
|
||||
+ }
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+/* Copy-and-paste of nand_write_page_hwecc with different eccpos handling. */
|
||||
+static void jz_nand_write_page_hwecc(struct mtd_info *mtd,
|
||||
+ struct nand_chip *chip, const uint8_t *buf)
|
||||
+{
|
||||
+ int i, eccsize = chip->ecc.size;
|
||||
+ int eccbytes = chip->ecc.bytes;
|
||||
+ int eccsteps = chip->ecc.steps;
|
||||
+ const uint8_t *p = buf;
|
||||
+ unsigned int ecc_offset = chip->page_shift;
|
||||
+
|
||||
+ for (i = ecc_offset; eccsteps; eccsteps--, i += eccbytes, p += eccsize) {
|
||||
+ chip->ecc.hwctl(mtd, NAND_ECC_WRITE);
|
||||
+ chip->write_buf(mtd, p, eccsize);
|
||||
+ chip->ecc.calculate(mtd, p, &chip->oob_poi[i]);
|
||||
+ }
|
||||
+
|
||||
+ chip->write_buf(mtd, chip->oob_poi, mtd->oobsize);
|
||||
+}
|
||||
+
|
||||
+#ifdef CONFIG_MTD_CMDLINE_PARTS
|
||||
+static const char *part_probes[] = {"cmdline", NULL};
|
||||
+#endif
|
||||
+
|
||||
+static int jz_nand_ioremap_resource(struct platform_device *pdev,
|
||||
+ const char *name, struct resource **res, void __iomem **base)
|
||||
+{
|
||||
+ int ret;
|
||||
+
|
||||
+ *res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name);
|
||||
+ if (!*res) {
|
||||
+ dev_err(&pdev->dev, "Failed to get platform %s memory\n", name);
|
||||
+ ret = -ENXIO;
|
||||
+ goto err;
|
||||
+ }
|
||||
+
|
||||
+ *res = request_mem_region((*res)->start, resource_size(*res),
|
||||
+ pdev->name);
|
||||
+ if (!*res) {
|
||||
+ dev_err(&pdev->dev, "Failed to request %s memory region\n", name);
|
||||
+ ret = -EBUSY;
|
||||
+ goto err;
|
||||
+ }
|
||||
+
|
||||
+ *base = ioremap((*res)->start, resource_size(*res));
|
||||
+ if (!*base) {
|
||||
+ dev_err(&pdev->dev, "Failed to ioremap %s memory region\n", name);
|
||||
+ ret = -EBUSY;
|
||||
+ goto err_release_mem;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_release_mem:
|
||||
+ release_mem_region((*res)->start, resource_size(*res));
|
||||
+err:
|
||||
+ *res = NULL;
|
||||
+ *base = NULL;
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devinit jz_nand_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct jz_nand *nand;
|
||||
+ struct nand_chip *chip;
|
||||
+ struct mtd_info *mtd;
|
||||
+ struct jz_nand_platform_data *pdata = pdev->dev.platform_data;
|
||||
+#ifdef CONFIG_MTD_PARTITIONS
|
||||
+ struct mtd_partition *partition_info;
|
||||
+ int num_partitions = 0;
|
||||
+#endif
|
||||
+
|
||||
+ nand = kzalloc(sizeof(*nand), GFP_KERNEL);
|
||||
+ if (!nand) {
|
||||
+ dev_err(&pdev->dev, "Failed to allocate device structure.\n");
|
||||
+ return -ENOMEM;
|
||||
+ }
|
||||
+
|
||||
+ ret = jz_nand_ioremap_resource(pdev, "mmio", &nand->mem, &nand->base);
|
||||
+ if (ret)
|
||||
+ goto err_free;
|
||||
+ ret = jz_nand_ioremap_resource(pdev, "bank", &nand->bank_mem,
|
||||
+ &nand->bank_base);
|
||||
+ if (ret)
|
||||
+ goto err_iounmap_mmio;
|
||||
+
|
||||
+ if (pdata && gpio_is_valid(pdata->busy_gpio)) {
|
||||
+ ret = gpio_request(pdata->busy_gpio, "NAND busy pin");
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev,
|
||||
+ "Failed to request busy gpio %d: %d\n",
|
||||
+ pdata->busy_gpio, ret);
|
||||
+ goto err_iounmap_mem;
|
||||
+ }
|
||||
+ }
|
||||
+
|
||||
+ mtd = &nand->mtd;
|
||||
+ chip = &nand->chip;
|
||||
+ mtd->priv = chip;
|
||||
+ mtd->owner = THIS_MODULE;
|
||||
+ mtd->name = "jz4740-nand";
|
||||
+
|
||||
+ chip->ecc.hwctl = jz_nand_hwctl;
|
||||
+ chip->ecc.calculate = jz_nand_calculate_ecc_rs;
|
||||
+ chip->ecc.correct = jz_nand_correct_ecc_rs;
|
||||
+ chip->ecc.mode = NAND_ECC_HW_OOB_FIRST;
|
||||
+ chip->ecc.size = 512;
|
||||
+ chip->ecc.bytes = 9;
|
||||
+
|
||||
+ chip->ecc.read_page = jz_nand_read_page_hwecc_oob_first;
|
||||
+ chip->ecc.write_page = jz_nand_write_page_hwecc;
|
||||
+
|
||||
+ if (pdata)
|
||||
+ chip->ecc.layout = pdata->ecc_layout;
|
||||
+
|
||||
+ chip->chip_delay = 50;
|
||||
+ chip->cmd_ctrl = jz_nand_cmd_ctrl;
|
||||
+
|
||||
+ if (pdata && gpio_is_valid(pdata->busy_gpio))
|
||||
+ chip->dev_ready = jz_nand_dev_ready;
|
||||
+
|
||||
+ chip->IO_ADDR_R = nand->bank_base;
|
||||
+ chip->IO_ADDR_W = nand->bank_base;
|
||||
+
|
||||
+ nand->pdata = pdata;
|
||||
+ platform_set_drvdata(pdev, nand);
|
||||
+
|
||||
+ writel(JZ_NAND_CTRL_ENABLE_CHIP(0), nand->base + JZ_REG_NAND_CTRL);
|
||||
+
|
||||
+ ret = nand_scan_ident(mtd, 1, NULL);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to scan nand\n");
|
||||
+ goto err_gpio_free;
|
||||
+ }
|
||||
+
|
||||
+ if (pdata && pdata->ident_callback) {
|
||||
+ pdata->ident_callback(pdev, chip, &pdata->partitions,
|
||||
+ &pdata->num_partitions);
|
||||
+ }
|
||||
+
|
||||
+ ret = nand_scan_tail(mtd);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to scan nand\n");
|
||||
+ goto err_gpio_free;
|
||||
+ }
|
||||
+
|
||||
+#ifdef CONFIG_MTD_PARTITIONS
|
||||
+#ifdef CONFIG_MTD_CMDLINE_PARTS
|
||||
+ num_partitions = parse_mtd_partitions(mtd, part_probes,
|
||||
+ &partition_info, 0);
|
||||
+#endif
|
||||
+ if (num_partitions <= 0 && pdata) {
|
||||
+ num_partitions = pdata->num_partitions;
|
||||
+ partition_info = pdata->partitions;
|
||||
+ }
|
||||
+
|
||||
+ if (num_partitions > 0)
|
||||
+ ret = add_mtd_partitions(mtd, partition_info, num_partitions);
|
||||
+ else
|
||||
+#endif
|
||||
+ ret = add_mtd_device(mtd);
|
||||
+
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to add mtd device\n");
|
||||
+ goto err_nand_release;
|
||||
+ }
|
||||
+
|
||||
+ dev_info(&pdev->dev, "Successfully registered JZ4740 NAND driver\n");
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_nand_release:
|
||||
+ nand_release(&nand->mtd);
|
||||
+err_gpio_free:
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ gpio_free(pdata->busy_gpio);
|
||||
+err_iounmap_mem:
|
||||
+ iounmap(nand->bank_base);
|
||||
+err_iounmap_mmio:
|
||||
+ iounmap(nand->base);
|
||||
+err_free:
|
||||
+ kfree(nand);
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit jz_nand_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct jz_nand *nand = platform_get_drvdata(pdev);
|
||||
+
|
||||
+ nand_release(&nand->mtd);
|
||||
+
|
||||
+ /* Deassert and disable all chips */
|
||||
+ writel(0, nand->base + JZ_REG_NAND_CTRL);
|
||||
+
|
||||
+ iounmap(nand->bank_base);
|
||||
+ release_mem_region(nand->bank_mem->start, resource_size(nand->bank_mem));
|
||||
+ iounmap(nand->base);
|
||||
+ release_mem_region(nand->mem->start, resource_size(nand->mem));
|
||||
+
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ kfree(nand);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+struct platform_driver jz_nand_driver = {
|
||||
+ .probe = jz_nand_probe,
|
||||
+ .remove = __devexit_p(jz_nand_remove),
|
||||
+ .driver = {
|
||||
+ .name = "jz4740-nand",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __init jz_nand_init(void)
|
||||
+{
|
||||
+ return platform_driver_register(&jz_nand_driver);
|
||||
+}
|
||||
+module_init(jz_nand_init);
|
||||
+
|
||||
+static void __exit jz_nand_exit(void)
|
||||
+{
|
||||
+ platform_driver_unregister(&jz_nand_driver);
|
||||
+}
|
||||
+module_exit(jz_nand_exit);
|
||||
+
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_DESCRIPTION("NAND controller driver for JZ4740 SoC");
|
||||
+MODULE_ALIAS("platform:jz4740-nand");
|
971
target/linux/xburst/patches-2.6.35/051-fb.patch
Normal file
971
target/linux/xburst/patches-2.6.35/051-fb.patch
Normal file
@ -0,0 +1,971 @@
|
||||
From 91ead9db8aabb54f4867e5a7ed4782dcca2273f5 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 17 Jul 2010 11:14:34 +0000
|
||||
Subject: [PATCH] FBDEV: JZ4740: Add framebuffer driver
|
||||
|
||||
Add support for the LCD controller on JZ4740 SoCs.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: Andrew Morton <akpm@linux-foundation.org>
|
||||
Cc: linux-fbdev@vger.kernel.org
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1470/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
arch/mips/include/asm/mach-jz4740/jz4740_fb.h | 67 ++
|
||||
drivers/video/Kconfig | 9 +
|
||||
drivers/video/Makefile | 1 +
|
||||
drivers/video/jz4740_fb.c | 847 +++++++++++++++++++++++++
|
||||
4 files changed, 924 insertions(+), 0 deletions(-)
|
||||
create mode 100644 arch/mips/include/asm/mach-jz4740/jz4740_fb.h
|
||||
create mode 100644 drivers/video/jz4740_fb.c
|
||||
|
||||
--- /dev/null
|
||||
+++ b/arch/mips/include/asm/mach-jz4740/jz4740_fb.h
|
||||
@@ -0,0 +1,67 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __ASM_MACH_JZ4740_JZ4740_FB_H__
|
||||
+#define __ASM_MACH_JZ4740_JZ4740_FB_H__
|
||||
+
|
||||
+#include <linux/fb.h>
|
||||
+
|
||||
+enum jz4740_fb_lcd_type {
|
||||
+ JZ_LCD_TYPE_GENERIC_16_BIT = 0,
|
||||
+ JZ_LCD_TYPE_GENERIC_18_BIT = 0 | (1 << 4),
|
||||
+ JZ_LCD_TYPE_SPECIAL_TFT_1 = 1,
|
||||
+ JZ_LCD_TYPE_SPECIAL_TFT_2 = 2,
|
||||
+ JZ_LCD_TYPE_SPECIAL_TFT_3 = 3,
|
||||
+ JZ_LCD_TYPE_NON_INTERLACED_CCIR656 = 5,
|
||||
+ JZ_LCD_TYPE_INTERLACED_CCIR656 = 7,
|
||||
+ JZ_LCD_TYPE_SINGLE_COLOR_STN = 8,
|
||||
+ JZ_LCD_TYPE_SINGLE_MONOCHROME_STN = 9,
|
||||
+ JZ_LCD_TYPE_DUAL_COLOR_STN = 10,
|
||||
+ JZ_LCD_TYPE_DUAL_MONOCHROME_STN = 11,
|
||||
+ JZ_LCD_TYPE_8BIT_SERIAL = 12,
|
||||
+};
|
||||
+
|
||||
+#define JZ4740_FB_SPECIAL_TFT_CONFIG(start, stop) (((start) << 16) | (stop))
|
||||
+
|
||||
+/*
|
||||
+* width: width of the lcd display in mm
|
||||
+* height: height of the lcd display in mm
|
||||
+* num_modes: size of modes
|
||||
+* modes: list of valid video modes
|
||||
+* bpp: bits per pixel for the lcd
|
||||
+* lcd_type: lcd type
|
||||
+*/
|
||||
+
|
||||
+struct jz4740_fb_platform_data {
|
||||
+ unsigned int width;
|
||||
+ unsigned int height;
|
||||
+
|
||||
+ size_t num_modes;
|
||||
+ struct fb_videomode *modes;
|
||||
+
|
||||
+ unsigned int bpp;
|
||||
+ enum jz4740_fb_lcd_type lcd_type;
|
||||
+
|
||||
+ struct {
|
||||
+ uint32_t spl;
|
||||
+ uint32_t cls;
|
||||
+ uint32_t ps;
|
||||
+ uint32_t rev;
|
||||
+ } special_tft_config;
|
||||
+
|
||||
+ unsigned pixclk_falling_edge:1;
|
||||
+ unsigned date_enable_active_low:1;
|
||||
+};
|
||||
+
|
||||
+#endif
|
||||
--- a/drivers/video/Kconfig
|
||||
+++ b/drivers/video/Kconfig
|
||||
@@ -2229,6 +2229,15 @@ config FB_BROADSHEET
|
||||
and could also have been called by other names when coupled with
|
||||
a bridge adapter.
|
||||
|
||||
+config FB_JZ4740
|
||||
+ tristate "JZ4740 LCD framebuffer support"
|
||||
+ depends on FB
|
||||
+ select FB_SYS_FILLRECT
|
||||
+ select FB_SYS_COPYAREA
|
||||
+ select FB_SYS_IMAGEBLIT
|
||||
+ help
|
||||
+ Framebuffer support for the JZ4740 SoC.
|
||||
+
|
||||
source "drivers/video/omap/Kconfig"
|
||||
source "drivers/video/omap2/Kconfig"
|
||||
|
||||
--- a/drivers/video/Makefile
|
||||
+++ b/drivers/video/Makefile
|
||||
@@ -131,6 +131,7 @@ obj-$(CONFIG_FB_CARMINE) += car
|
||||
obj-$(CONFIG_FB_MB862XX) += mb862xx/
|
||||
obj-$(CONFIG_FB_MSM) += msm/
|
||||
obj-$(CONFIG_FB_NUC900) += nuc900fb.o
|
||||
+obj-$(CONFIG_FB_JZ4740) += jz4740_fb.o
|
||||
|
||||
# Platform or fallback drivers go here
|
||||
obj-$(CONFIG_FB_UVESA) += uvesafb.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/video/jz4740_fb.c
|
||||
@@ -0,0 +1,847 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 SoC LCD framebuffer driver
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/mutex.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+
|
||||
+#include <linux/clk.h>
|
||||
+#include <linux/delay.h>
|
||||
+
|
||||
+#include <linux/console.h>
|
||||
+#include <linux/fb.h>
|
||||
+
|
||||
+#include <linux/dma-mapping.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/jz4740_fb.h>
|
||||
+#include <asm/mach-jz4740/gpio.h>
|
||||
+
|
||||
+#define JZ_REG_LCD_CFG 0x00
|
||||
+#define JZ_REG_LCD_VSYNC 0x04
|
||||
+#define JZ_REG_LCD_HSYNC 0x08
|
||||
+#define JZ_REG_LCD_VAT 0x0C
|
||||
+#define JZ_REG_LCD_DAH 0x10
|
||||
+#define JZ_REG_LCD_DAV 0x14
|
||||
+#define JZ_REG_LCD_PS 0x18
|
||||
+#define JZ_REG_LCD_CLS 0x1C
|
||||
+#define JZ_REG_LCD_SPL 0x20
|
||||
+#define JZ_REG_LCD_REV 0x24
|
||||
+#define JZ_REG_LCD_CTRL 0x30
|
||||
+#define JZ_REG_LCD_STATE 0x34
|
||||
+#define JZ_REG_LCD_IID 0x38
|
||||
+#define JZ_REG_LCD_DA0 0x40
|
||||
+#define JZ_REG_LCD_SA0 0x44
|
||||
+#define JZ_REG_LCD_FID0 0x48
|
||||
+#define JZ_REG_LCD_CMD0 0x4C
|
||||
+#define JZ_REG_LCD_DA1 0x50
|
||||
+#define JZ_REG_LCD_SA1 0x54
|
||||
+#define JZ_REG_LCD_FID1 0x58
|
||||
+#define JZ_REG_LCD_CMD1 0x5C
|
||||
+
|
||||
+#define JZ_LCD_CFG_SLCD BIT(31)
|
||||
+#define JZ_LCD_CFG_PS_DISABLE BIT(23)
|
||||
+#define JZ_LCD_CFG_CLS_DISABLE BIT(22)
|
||||
+#define JZ_LCD_CFG_SPL_DISABLE BIT(21)
|
||||
+#define JZ_LCD_CFG_REV_DISABLE BIT(20)
|
||||
+#define JZ_LCD_CFG_HSYNCM BIT(19)
|
||||
+#define JZ_LCD_CFG_PCLKM BIT(18)
|
||||
+#define JZ_LCD_CFG_INV BIT(17)
|
||||
+#define JZ_LCD_CFG_SYNC_DIR BIT(16)
|
||||
+#define JZ_LCD_CFG_PS_POLARITY BIT(15)
|
||||
+#define JZ_LCD_CFG_CLS_POLARITY BIT(14)
|
||||
+#define JZ_LCD_CFG_SPL_POLARITY BIT(13)
|
||||
+#define JZ_LCD_CFG_REV_POLARITY BIT(12)
|
||||
+#define JZ_LCD_CFG_HSYNC_ACTIVE_LOW BIT(11)
|
||||
+#define JZ_LCD_CFG_PCLK_FALLING_EDGE BIT(10)
|
||||
+#define JZ_LCD_CFG_DE_ACTIVE_LOW BIT(9)
|
||||
+#define JZ_LCD_CFG_VSYNC_ACTIVE_LOW BIT(8)
|
||||
+#define JZ_LCD_CFG_18_BIT BIT(7)
|
||||
+#define JZ_LCD_CFG_PDW (BIT(5) | BIT(4))
|
||||
+#define JZ_LCD_CFG_MODE_MASK 0xf
|
||||
+
|
||||
+#define JZ_LCD_CTRL_BURST_4 (0x0 << 28)
|
||||
+#define JZ_LCD_CTRL_BURST_8 (0x1 << 28)
|
||||
+#define JZ_LCD_CTRL_BURST_16 (0x2 << 28)
|
||||
+#define JZ_LCD_CTRL_RGB555 BIT(27)
|
||||
+#define JZ_LCD_CTRL_OFUP BIT(26)
|
||||
+#define JZ_LCD_CTRL_FRC_GRAYSCALE_16 (0x0 << 24)
|
||||
+#define JZ_LCD_CTRL_FRC_GRAYSCALE_4 (0x1 << 24)
|
||||
+#define JZ_LCD_CTRL_FRC_GRAYSCALE_2 (0x2 << 24)
|
||||
+#define JZ_LCD_CTRL_PDD_MASK (0xff << 16)
|
||||
+#define JZ_LCD_CTRL_EOF_IRQ BIT(13)
|
||||
+#define JZ_LCD_CTRL_SOF_IRQ BIT(12)
|
||||
+#define JZ_LCD_CTRL_OFU_IRQ BIT(11)
|
||||
+#define JZ_LCD_CTRL_IFU0_IRQ BIT(10)
|
||||
+#define JZ_LCD_CTRL_IFU1_IRQ BIT(9)
|
||||
+#define JZ_LCD_CTRL_DD_IRQ BIT(8)
|
||||
+#define JZ_LCD_CTRL_QDD_IRQ BIT(7)
|
||||
+#define JZ_LCD_CTRL_REVERSE_ENDIAN BIT(6)
|
||||
+#define JZ_LCD_CTRL_LSB_FISRT BIT(5)
|
||||
+#define JZ_LCD_CTRL_DISABLE BIT(4)
|
||||
+#define JZ_LCD_CTRL_ENABLE BIT(3)
|
||||
+#define JZ_LCD_CTRL_BPP_1 0x0
|
||||
+#define JZ_LCD_CTRL_BPP_2 0x1
|
||||
+#define JZ_LCD_CTRL_BPP_4 0x2
|
||||
+#define JZ_LCD_CTRL_BPP_8 0x3
|
||||
+#define JZ_LCD_CTRL_BPP_15_16 0x4
|
||||
+#define JZ_LCD_CTRL_BPP_18_24 0x5
|
||||
+
|
||||
+#define JZ_LCD_CMD_SOF_IRQ BIT(15)
|
||||
+#define JZ_LCD_CMD_EOF_IRQ BIT(16)
|
||||
+#define JZ_LCD_CMD_ENABLE_PAL BIT(12)
|
||||
+
|
||||
+#define JZ_LCD_SYNC_MASK 0x3ff
|
||||
+
|
||||
+#define JZ_LCD_STATE_DISABLED BIT(0)
|
||||
+
|
||||
+struct jzfb_framedesc {
|
||||
+ uint32_t next;
|
||||
+ uint32_t addr;
|
||||
+ uint32_t id;
|
||||
+ uint32_t cmd;
|
||||
+} __packed;
|
||||
+
|
||||
+struct jzfb {
|
||||
+ struct fb_info *fb;
|
||||
+ struct platform_device *pdev;
|
||||
+ void __iomem *base;
|
||||
+ struct resource *mem;
|
||||
+ struct jz4740_fb_platform_data *pdata;
|
||||
+
|
||||
+ size_t vidmem_size;
|
||||
+ void *vidmem;
|
||||
+ dma_addr_t vidmem_phys;
|
||||
+ struct jzfb_framedesc *framedesc;
|
||||
+ dma_addr_t framedesc_phys;
|
||||
+
|
||||
+ struct clk *ldclk;
|
||||
+ struct clk *lpclk;
|
||||
+
|
||||
+ unsigned is_enabled:1;
|
||||
+ struct mutex lock;
|
||||
+
|
||||
+ uint32_t pseudo_palette[16];
|
||||
+};
|
||||
+
|
||||
+static const struct fb_fix_screeninfo jzfb_fix __devinitdata = {
|
||||
+ .id = "JZ4740 FB",
|
||||
+ .type = FB_TYPE_PACKED_PIXELS,
|
||||
+ .visual = FB_VISUAL_TRUECOLOR,
|
||||
+ .xpanstep = 0,
|
||||
+ .ypanstep = 0,
|
||||
+ .ywrapstep = 0,
|
||||
+ .accel = FB_ACCEL_NONE,
|
||||
+};
|
||||
+
|
||||
+static const struct jz_gpio_bulk_request jz_lcd_ctrl_pins[] = {
|
||||
+ JZ_GPIO_BULK_PIN(LCD_PCLK),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_HSYNC),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_VSYNC),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DE),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_PS),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_REV),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_CLS),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_SPL),
|
||||
+};
|
||||
+
|
||||
+static const struct jz_gpio_bulk_request jz_lcd_data_pins[] = {
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA0),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA1),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA2),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA3),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA4),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA5),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA6),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA7),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA8),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA9),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA10),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA11),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA12),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA13),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA14),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA15),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA16),
|
||||
+ JZ_GPIO_BULK_PIN(LCD_DATA17),
|
||||
+};
|
||||
+
|
||||
+static unsigned int jzfb_num_ctrl_pins(struct jzfb *jzfb)
|
||||
+{
|
||||
+ unsigned int num;
|
||||
+
|
||||
+ switch (jzfb->pdata->lcd_type) {
|
||||
+ case JZ_LCD_TYPE_GENERIC_16_BIT:
|
||||
+ num = 4;
|
||||
+ break;
|
||||
+ case JZ_LCD_TYPE_GENERIC_18_BIT:
|
||||
+ num = 4;
|
||||
+ break;
|
||||
+ case JZ_LCD_TYPE_8BIT_SERIAL:
|
||||
+ num = 3;
|
||||
+ break;
|
||||
+ case JZ_LCD_TYPE_SPECIAL_TFT_1:
|
||||
+ case JZ_LCD_TYPE_SPECIAL_TFT_2:
|
||||
+ case JZ_LCD_TYPE_SPECIAL_TFT_3:
|
||||
+ num = 8;
|
||||
+ break;
|
||||
+ default:
|
||||
+ num = 0;
|
||||
+ break;
|
||||
+ }
|
||||
+ return num;
|
||||
+}
|
||||
+
|
||||
+static unsigned int jzfb_num_data_pins(struct jzfb *jzfb)
|
||||
+{
|
||||
+ unsigned int num;
|
||||
+
|
||||
+ switch (jzfb->pdata->lcd_type) {
|
||||
+ case JZ_LCD_TYPE_GENERIC_16_BIT:
|
||||
+ num = 16;
|
||||
+ break;
|
||||
+ case JZ_LCD_TYPE_GENERIC_18_BIT:
|
||||
+ num = 18;
|
||||
+ break;
|
||||
+ case JZ_LCD_TYPE_8BIT_SERIAL:
|
||||
+ num = 8;
|
||||
+ break;
|
||||
+ case JZ_LCD_TYPE_SPECIAL_TFT_1:
|
||||
+ case JZ_LCD_TYPE_SPECIAL_TFT_2:
|
||||
+ case JZ_LCD_TYPE_SPECIAL_TFT_3:
|
||||
+ if (jzfb->pdata->bpp == 18)
|
||||
+ num = 18;
|
||||
+ else
|
||||
+ num = 16;
|
||||
+ break;
|
||||
+ default:
|
||||
+ num = 0;
|
||||
+ break;
|
||||
+ }
|
||||
+ return num;
|
||||
+}
|
||||
+
|
||||
+/* Based on CNVT_TOHW macro from skeletonfb.c */
|
||||
+static inline uint32_t jzfb_convert_color_to_hw(unsigned val,
|
||||
+ struct fb_bitfield *bf)
|
||||
+{
|
||||
+ return (((val << bf->length) + 0x7FFF - val) >> 16) << bf->offset;
|
||||
+}
|
||||
+
|
||||
+static int jzfb_setcolreg(unsigned regno, unsigned red, unsigned green,
|
||||
+ unsigned blue, unsigned transp, struct fb_info *fb)
|
||||
+{
|
||||
+ uint32_t color;
|
||||
+
|
||||
+ if (regno >= 16)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ color = jzfb_convert_color_to_hw(red, &fb->var.red);
|
||||
+ color |= jzfb_convert_color_to_hw(green, &fb->var.green);
|
||||
+ color |= jzfb_convert_color_to_hw(blue, &fb->var.blue);
|
||||
+ color |= jzfb_convert_color_to_hw(transp, &fb->var.transp);
|
||||
+
|
||||
+ ((uint32_t *)(fb->pseudo_palette))[regno] = color;
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int jzfb_get_controller_bpp(struct jzfb *jzfb)
|
||||
+{
|
||||
+ switch (jzfb->pdata->bpp) {
|
||||
+ case 18:
|
||||
+ case 24:
|
||||
+ return 32;
|
||||
+ case 15:
|
||||
+ return 16;
|
||||
+ default:
|
||||
+ return jzfb->pdata->bpp;
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
+static struct fb_videomode *jzfb_get_mode(struct jzfb *jzfb,
|
||||
+ struct fb_var_screeninfo *var)
|
||||
+{
|
||||
+ size_t i;
|
||||
+ struct fb_videomode *mode = jzfb->pdata->modes;
|
||||
+
|
||||
+ for (i = 0; i < jzfb->pdata->num_modes; ++i, ++mode) {
|
||||
+ if (mode->xres == var->xres && mode->yres == var->yres)
|
||||
+ return mode;
|
||||
+ }
|
||||
+
|
||||
+ return NULL;
|
||||
+}
|
||||
+
|
||||
+static int jzfb_check_var(struct fb_var_screeninfo *var, struct fb_info *fb)
|
||||
+{
|
||||
+ struct jzfb *jzfb = fb->par;
|
||||
+ struct fb_videomode *mode;
|
||||
+
|
||||
+ if (var->bits_per_pixel != jzfb_get_controller_bpp(jzfb) &&
|
||||
+ var->bits_per_pixel != jzfb->pdata->bpp)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ mode = jzfb_get_mode(jzfb, var);
|
||||
+ if (mode == NULL)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ fb_videomode_to_var(var, mode);
|
||||
+
|
||||
+ switch (jzfb->pdata->bpp) {
|
||||
+ case 8:
|
||||
+ break;
|
||||
+ case 15:
|
||||
+ var->red.offset = 10;
|
||||
+ var->red.length = 5;
|
||||
+ var->green.offset = 6;
|
||||
+ var->green.length = 5;
|
||||
+ var->blue.offset = 0;
|
||||
+ var->blue.length = 5;
|
||||
+ break;
|
||||
+ case 16:
|
||||
+ var->red.offset = 11;
|
||||
+ var->red.length = 5;
|
||||
+ var->green.offset = 5;
|
||||
+ var->green.length = 6;
|
||||
+ var->blue.offset = 0;
|
||||
+ var->blue.length = 5;
|
||||
+ break;
|
||||
+ case 18:
|
||||
+ var->red.offset = 16;
|
||||
+ var->red.length = 6;
|
||||
+ var->green.offset = 8;
|
||||
+ var->green.length = 6;
|
||||
+ var->blue.offset = 0;
|
||||
+ var->blue.length = 6;
|
||||
+ var->bits_per_pixel = 32;
|
||||
+ break;
|
||||
+ case 32:
|
||||
+ case 24:
|
||||
+ var->transp.offset = 24;
|
||||
+ var->transp.length = 8;
|
||||
+ var->red.offset = 16;
|
||||
+ var->red.length = 8;
|
||||
+ var->green.offset = 8;
|
||||
+ var->green.length = 8;
|
||||
+ var->blue.offset = 0;
|
||||
+ var->blue.length = 8;
|
||||
+ var->bits_per_pixel = 32;
|
||||
+ break;
|
||||
+ default:
|
||||
+ break;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int jzfb_set_par(struct fb_info *info)
|
||||
+{
|
||||
+ struct jzfb *jzfb = info->par;
|
||||
+ struct jz4740_fb_platform_data *pdata = jzfb->pdata;
|
||||
+ struct fb_var_screeninfo *var = &info->var;
|
||||
+ struct fb_videomode *mode;
|
||||
+ uint16_t hds, vds;
|
||||
+ uint16_t hde, vde;
|
||||
+ uint16_t ht, vt;
|
||||
+ uint32_t ctrl;
|
||||
+ uint32_t cfg;
|
||||
+ unsigned long rate;
|
||||
+
|
||||
+ mode = jzfb_get_mode(jzfb, var);
|
||||
+ if (mode == NULL)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ if (mode == info->mode)
|
||||
+ return 0;
|
||||
+
|
||||
+ info->mode = mode;
|
||||
+
|
||||
+ hds = mode->hsync_len + mode->left_margin;
|
||||
+ hde = hds + mode->xres;
|
||||
+ ht = hde + mode->right_margin;
|
||||
+
|
||||
+ vds = mode->vsync_len + mode->upper_margin;
|
||||
+ vde = vds + mode->yres;
|
||||
+ vt = vde + mode->lower_margin;
|
||||
+
|
||||
+ ctrl = JZ_LCD_CTRL_OFUP | JZ_LCD_CTRL_BURST_16;
|
||||
+
|
||||
+ switch (pdata->bpp) {
|
||||
+ case 1:
|
||||
+ ctrl |= JZ_LCD_CTRL_BPP_1;
|
||||
+ break;
|
||||
+ case 2:
|
||||
+ ctrl |= JZ_LCD_CTRL_BPP_2;
|
||||
+ break;
|
||||
+ case 4:
|
||||
+ ctrl |= JZ_LCD_CTRL_BPP_4;
|
||||
+ break;
|
||||
+ case 8:
|
||||
+ ctrl |= JZ_LCD_CTRL_BPP_8;
|
||||
+ break;
|
||||
+ case 15:
|
||||
+ ctrl |= JZ_LCD_CTRL_RGB555; /* Falltrough */
|
||||
+ case 16:
|
||||
+ ctrl |= JZ_LCD_CTRL_BPP_15_16;
|
||||
+ break;
|
||||
+ case 18:
|
||||
+ case 24:
|
||||
+ case 32:
|
||||
+ ctrl |= JZ_LCD_CTRL_BPP_18_24;
|
||||
+ break;
|
||||
+ default:
|
||||
+ break;
|
||||
+ }
|
||||
+
|
||||
+ cfg = pdata->lcd_type & 0xf;
|
||||
+
|
||||
+ if (!(mode->sync & FB_SYNC_HOR_HIGH_ACT))
|
||||
+ cfg |= JZ_LCD_CFG_HSYNC_ACTIVE_LOW;
|
||||
+
|
||||
+ if (!(mode->sync & FB_SYNC_VERT_HIGH_ACT))
|
||||
+ cfg |= JZ_LCD_CFG_VSYNC_ACTIVE_LOW;
|
||||
+
|
||||
+ if (pdata->pixclk_falling_edge)
|
||||
+ cfg |= JZ_LCD_CFG_PCLK_FALLING_EDGE;
|
||||
+
|
||||
+ if (pdata->date_enable_active_low)
|
||||
+ cfg |= JZ_LCD_CFG_DE_ACTIVE_LOW;
|
||||
+
|
||||
+ if (pdata->lcd_type == JZ_LCD_TYPE_GENERIC_18_BIT)
|
||||
+ cfg |= JZ_LCD_CFG_18_BIT;
|
||||
+
|
||||
+ if (mode->pixclock) {
|
||||
+ rate = PICOS2KHZ(mode->pixclock) * 1000;
|
||||
+ mode->refresh = rate / vt / ht;
|
||||
+ } else {
|
||||
+ if (pdata->lcd_type == JZ_LCD_TYPE_8BIT_SERIAL)
|
||||
+ rate = mode->refresh * (vt + 2 * mode->xres) * ht;
|
||||
+ else
|
||||
+ rate = mode->refresh * vt * ht;
|
||||
+
|
||||
+ mode->pixclock = KHZ2PICOS(rate / 1000);
|
||||
+ }
|
||||
+
|
||||
+ mutex_lock(&jzfb->lock);
|
||||
+ if (!jzfb->is_enabled)
|
||||
+ clk_enable(jzfb->ldclk);
|
||||
+ else
|
||||
+ ctrl |= JZ_LCD_CTRL_ENABLE;
|
||||
+
|
||||
+ switch (pdata->lcd_type) {
|
||||
+ case JZ_LCD_TYPE_SPECIAL_TFT_1:
|
||||
+ case JZ_LCD_TYPE_SPECIAL_TFT_2:
|
||||
+ case JZ_LCD_TYPE_SPECIAL_TFT_3:
|
||||
+ writel(pdata->special_tft_config.spl, jzfb->base + JZ_REG_LCD_SPL);
|
||||
+ writel(pdata->special_tft_config.cls, jzfb->base + JZ_REG_LCD_CLS);
|
||||
+ writel(pdata->special_tft_config.ps, jzfb->base + JZ_REG_LCD_PS);
|
||||
+ writel(pdata->special_tft_config.ps, jzfb->base + JZ_REG_LCD_REV);
|
||||
+ break;
|
||||
+ default:
|
||||
+ cfg |= JZ_LCD_CFG_PS_DISABLE;
|
||||
+ cfg |= JZ_LCD_CFG_CLS_DISABLE;
|
||||
+ cfg |= JZ_LCD_CFG_SPL_DISABLE;
|
||||
+ cfg |= JZ_LCD_CFG_REV_DISABLE;
|
||||
+ break;
|
||||
+ }
|
||||
+
|
||||
+ writel(mode->hsync_len, jzfb->base + JZ_REG_LCD_HSYNC);
|
||||
+ writel(mode->vsync_len, jzfb->base + JZ_REG_LCD_VSYNC);
|
||||
+
|
||||
+ writel((ht << 16) | vt, jzfb->base + JZ_REG_LCD_VAT);
|
||||
+
|
||||
+ writel((hds << 16) | hde, jzfb->base + JZ_REG_LCD_DAH);
|
||||
+ writel((vds << 16) | vde, jzfb->base + JZ_REG_LCD_DAV);
|
||||
+
|
||||
+ writel(cfg, jzfb->base + JZ_REG_LCD_CFG);
|
||||
+
|
||||
+ writel(ctrl, jzfb->base + JZ_REG_LCD_CTRL);
|
||||
+
|
||||
+ if (!jzfb->is_enabled)
|
||||
+ clk_disable(jzfb->ldclk);
|
||||
+
|
||||
+ mutex_unlock(&jzfb->lock);
|
||||
+
|
||||
+ clk_set_rate(jzfb->lpclk, rate);
|
||||
+ clk_set_rate(jzfb->ldclk, rate * 3);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static void jzfb_enable(struct jzfb *jzfb)
|
||||
+{
|
||||
+ uint32_t ctrl;
|
||||
+
|
||||
+ clk_enable(jzfb->ldclk);
|
||||
+
|
||||
+ jz_gpio_bulk_resume(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb));
|
||||
+ jz_gpio_bulk_resume(jz_lcd_data_pins, jzfb_num_data_pins(jzfb));
|
||||
+
|
||||
+ writel(0, jzfb->base + JZ_REG_LCD_STATE);
|
||||
+
|
||||
+ writel(jzfb->framedesc->next, jzfb->base + JZ_REG_LCD_DA0);
|
||||
+
|
||||
+ ctrl = readl(jzfb->base + JZ_REG_LCD_CTRL);
|
||||
+ ctrl |= JZ_LCD_CTRL_ENABLE;
|
||||
+ ctrl &= ~JZ_LCD_CTRL_DISABLE;
|
||||
+ writel(ctrl, jzfb->base + JZ_REG_LCD_CTRL);
|
||||
+}
|
||||
+
|
||||
+static void jzfb_disable(struct jzfb *jzfb)
|
||||
+{
|
||||
+ uint32_t ctrl;
|
||||
+
|
||||
+ ctrl = readl(jzfb->base + JZ_REG_LCD_CTRL);
|
||||
+ ctrl |= JZ_LCD_CTRL_DISABLE;
|
||||
+ writel(ctrl, jzfb->base + JZ_REG_LCD_CTRL);
|
||||
+ do {
|
||||
+ ctrl = readl(jzfb->base + JZ_REG_LCD_STATE);
|
||||
+ } while (!(ctrl & JZ_LCD_STATE_DISABLED));
|
||||
+
|
||||
+ jz_gpio_bulk_suspend(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb));
|
||||
+ jz_gpio_bulk_suspend(jz_lcd_data_pins, jzfb_num_data_pins(jzfb));
|
||||
+
|
||||
+ clk_disable(jzfb->ldclk);
|
||||
+}
|
||||
+
|
||||
+static int jzfb_blank(int blank_mode, struct fb_info *info)
|
||||
+{
|
||||
+ struct jzfb *jzfb = info->par;
|
||||
+
|
||||
+ switch (blank_mode) {
|
||||
+ case FB_BLANK_UNBLANK:
|
||||
+ mutex_lock(&jzfb->lock);
|
||||
+ if (jzfb->is_enabled) {
|
||||
+ mutex_unlock(&jzfb->lock);
|
||||
+ return 0;
|
||||
+ }
|
||||
+
|
||||
+ jzfb_enable(jzfb);
|
||||
+ jzfb->is_enabled = 1;
|
||||
+
|
||||
+ mutex_unlock(&jzfb->lock);
|
||||
+ break;
|
||||
+ default:
|
||||
+ mutex_lock(&jzfb->lock);
|
||||
+ if (!jzfb->is_enabled) {
|
||||
+ mutex_unlock(&jzfb->lock);
|
||||
+ return 0;
|
||||
+ }
|
||||
+
|
||||
+ jzfb_disable(jzfb);
|
||||
+ jzfb->is_enabled = 0;
|
||||
+
|
||||
+ mutex_unlock(&jzfb->lock);
|
||||
+ break;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int jzfb_alloc_devmem(struct jzfb *jzfb)
|
||||
+{
|
||||
+ int max_videosize = 0;
|
||||
+ struct fb_videomode *mode = jzfb->pdata->modes;
|
||||
+ void *page;
|
||||
+ int i;
|
||||
+
|
||||
+ for (i = 0; i < jzfb->pdata->num_modes; ++mode, ++i) {
|
||||
+ if (max_videosize < mode->xres * mode->yres)
|
||||
+ max_videosize = mode->xres * mode->yres;
|
||||
+ }
|
||||
+
|
||||
+ max_videosize *= jzfb_get_controller_bpp(jzfb) >> 3;
|
||||
+
|
||||
+ jzfb->framedesc = dma_alloc_coherent(&jzfb->pdev->dev,
|
||||
+ sizeof(*jzfb->framedesc),
|
||||
+ &jzfb->framedesc_phys, GFP_KERNEL);
|
||||
+
|
||||
+ if (!jzfb->framedesc)
|
||||
+ return -ENOMEM;
|
||||
+
|
||||
+ jzfb->vidmem_size = PAGE_ALIGN(max_videosize);
|
||||
+ jzfb->vidmem = dma_alloc_coherent(&jzfb->pdev->dev,
|
||||
+ jzfb->vidmem_size,
|
||||
+ &jzfb->vidmem_phys, GFP_KERNEL);
|
||||
+
|
||||
+ if (!jzfb->vidmem)
|
||||
+ goto err_free_framedesc;
|
||||
+
|
||||
+ for (page = jzfb->vidmem;
|
||||
+ page < jzfb->vidmem + PAGE_ALIGN(jzfb->vidmem_size);
|
||||
+ page += PAGE_SIZE) {
|
||||
+ SetPageReserved(virt_to_page(page));
|
||||
+ }
|
||||
+
|
||||
+ jzfb->framedesc->next = jzfb->framedesc_phys;
|
||||
+ jzfb->framedesc->addr = jzfb->vidmem_phys;
|
||||
+ jzfb->framedesc->id = 0xdeafbead;
|
||||
+ jzfb->framedesc->cmd = 0;
|
||||
+ jzfb->framedesc->cmd |= max_videosize / 4;
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_free_framedesc:
|
||||
+ dma_free_coherent(&jzfb->pdev->dev, sizeof(*jzfb->framedesc),
|
||||
+ jzfb->framedesc, jzfb->framedesc_phys);
|
||||
+ return -ENOMEM;
|
||||
+}
|
||||
+
|
||||
+static void jzfb_free_devmem(struct jzfb *jzfb)
|
||||
+{
|
||||
+ dma_free_coherent(&jzfb->pdev->dev, jzfb->vidmem_size,
|
||||
+ jzfb->vidmem, jzfb->vidmem_phys);
|
||||
+ dma_free_coherent(&jzfb->pdev->dev, sizeof(*jzfb->framedesc),
|
||||
+ jzfb->framedesc, jzfb->framedesc_phys);
|
||||
+}
|
||||
+
|
||||
+static struct fb_ops jzfb_ops = {
|
||||
+ .owner = THIS_MODULE,
|
||||
+ .fb_check_var = jzfb_check_var,
|
||||
+ .fb_set_par = jzfb_set_par,
|
||||
+ .fb_blank = jzfb_blank,
|
||||
+ .fb_fillrect = sys_fillrect,
|
||||
+ .fb_copyarea = sys_copyarea,
|
||||
+ .fb_imageblit = sys_imageblit,
|
||||
+ .fb_setcolreg = jzfb_setcolreg,
|
||||
+};
|
||||
+
|
||||
+static int __devinit jzfb_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct jzfb *jzfb;
|
||||
+ struct fb_info *fb;
|
||||
+ struct jz4740_fb_platform_data *pdata = pdev->dev.platform_data;
|
||||
+ struct resource *mem;
|
||||
+
|
||||
+ if (!pdata) {
|
||||
+ dev_err(&pdev->dev, "Missing platform data\n");
|
||||
+ return -ENXIO;
|
||||
+ }
|
||||
+
|
||||
+ mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
+ if (!mem) {
|
||||
+ dev_err(&pdev->dev, "Failed to get register memory resource\n");
|
||||
+ return -ENXIO;
|
||||
+ }
|
||||
+
|
||||
+ mem = request_mem_region(mem->start, resource_size(mem), pdev->name);
|
||||
+ if (!mem) {
|
||||
+ dev_err(&pdev->dev, "Failed to request register memory region\n");
|
||||
+ return -EBUSY;
|
||||
+ }
|
||||
+
|
||||
+ fb = framebuffer_alloc(sizeof(struct jzfb), &pdev->dev);
|
||||
+ if (!fb) {
|
||||
+ dev_err(&pdev->dev, "Failed to allocate framebuffer device\n");
|
||||
+ ret = -ENOMEM;
|
||||
+ goto err_release_mem_region;
|
||||
+ }
|
||||
+
|
||||
+ fb->fbops = &jzfb_ops;
|
||||
+ fb->flags = FBINFO_DEFAULT;
|
||||
+
|
||||
+ jzfb = fb->par;
|
||||
+ jzfb->pdev = pdev;
|
||||
+ jzfb->pdata = pdata;
|
||||
+ jzfb->mem = mem;
|
||||
+
|
||||
+ jzfb->ldclk = clk_get(&pdev->dev, "lcd");
|
||||
+ if (IS_ERR(jzfb->ldclk)) {
|
||||
+ ret = PTR_ERR(jzfb->ldclk);
|
||||
+ dev_err(&pdev->dev, "Failed to get lcd clock: %d\n", ret);
|
||||
+ goto err_framebuffer_release;
|
||||
+ }
|
||||
+
|
||||
+ jzfb->lpclk = clk_get(&pdev->dev, "lcd_pclk");
|
||||
+ if (IS_ERR(jzfb->lpclk)) {
|
||||
+ ret = PTR_ERR(jzfb->lpclk);
|
||||
+ dev_err(&pdev->dev, "Failed to get lcd pixel clock: %d\n", ret);
|
||||
+ goto err_put_ldclk;
|
||||
+ }
|
||||
+
|
||||
+ jzfb->base = ioremap(mem->start, resource_size(mem));
|
||||
+ if (!jzfb->base) {
|
||||
+ dev_err(&pdev->dev, "Failed to ioremap register memory region\n");
|
||||
+ ret = -EBUSY;
|
||||
+ goto err_put_lpclk;
|
||||
+ }
|
||||
+
|
||||
+ platform_set_drvdata(pdev, jzfb);
|
||||
+
|
||||
+ mutex_init(&jzfb->lock);
|
||||
+
|
||||
+ fb_videomode_to_modelist(pdata->modes, pdata->num_modes,
|
||||
+ &fb->modelist);
|
||||
+ fb_videomode_to_var(&fb->var, pdata->modes);
|
||||
+ fb->var.bits_per_pixel = pdata->bpp;
|
||||
+ jzfb_check_var(&fb->var, fb);
|
||||
+
|
||||
+ ret = jzfb_alloc_devmem(jzfb);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to allocate video memory\n");
|
||||
+ goto err_iounmap;
|
||||
+ }
|
||||
+
|
||||
+ fb->fix = jzfb_fix;
|
||||
+ fb->fix.line_length = fb->var.bits_per_pixel * fb->var.xres / 8;
|
||||
+ fb->fix.mmio_start = mem->start;
|
||||
+ fb->fix.mmio_len = resource_size(mem);
|
||||
+ fb->fix.smem_start = jzfb->vidmem_phys;
|
||||
+ fb->fix.smem_len = fb->fix.line_length * fb->var.yres;
|
||||
+ fb->screen_base = jzfb->vidmem;
|
||||
+ fb->pseudo_palette = jzfb->pseudo_palette;
|
||||
+
|
||||
+ fb_alloc_cmap(&fb->cmap, 256, 0);
|
||||
+
|
||||
+ clk_enable(jzfb->ldclk);
|
||||
+ jzfb->is_enabled = 1;
|
||||
+
|
||||
+ writel(jzfb->framedesc->next, jzfb->base + JZ_REG_LCD_DA0);
|
||||
+
|
||||
+ fb->mode = NULL;
|
||||
+ jzfb_set_par(fb);
|
||||
+
|
||||
+ jz_gpio_bulk_request(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb));
|
||||
+ jz_gpio_bulk_request(jz_lcd_data_pins, jzfb_num_data_pins(jzfb));
|
||||
+
|
||||
+ ret = register_framebuffer(fb);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to register framebuffer: %d\n", ret);
|
||||
+ goto err_free_devmem;
|
||||
+ }
|
||||
+
|
||||
+ jzfb->fb = fb;
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_free_devmem:
|
||||
+ jz_gpio_bulk_free(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb));
|
||||
+ jz_gpio_bulk_free(jz_lcd_data_pins, jzfb_num_data_pins(jzfb));
|
||||
+
|
||||
+ fb_dealloc_cmap(&fb->cmap);
|
||||
+ jzfb_free_devmem(jzfb);
|
||||
+err_iounmap:
|
||||
+ iounmap(jzfb->base);
|
||||
+err_put_lpclk:
|
||||
+ clk_put(jzfb->lpclk);
|
||||
+err_put_ldclk:
|
||||
+ clk_put(jzfb->ldclk);
|
||||
+err_framebuffer_release:
|
||||
+ framebuffer_release(fb);
|
||||
+err_release_mem_region:
|
||||
+ release_mem_region(mem->start, resource_size(mem));
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit jzfb_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct jzfb *jzfb = platform_get_drvdata(pdev);
|
||||
+
|
||||
+ jzfb_blank(FB_BLANK_POWERDOWN, jzfb->fb);
|
||||
+
|
||||
+ jz_gpio_bulk_free(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb));
|
||||
+ jz_gpio_bulk_free(jz_lcd_data_pins, jzfb_num_data_pins(jzfb));
|
||||
+
|
||||
+ iounmap(jzfb->base);
|
||||
+ release_mem_region(jzfb->mem->start, resource_size(jzfb->mem));
|
||||
+
|
||||
+ fb_dealloc_cmap(&jzfb->fb->cmap);
|
||||
+ jzfb_free_devmem(jzfb);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+
|
||||
+ clk_put(jzfb->lpclk);
|
||||
+ clk_put(jzfb->ldclk);
|
||||
+
|
||||
+ framebuffer_release(jzfb->fb);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+#ifdef CONFIG_PM
|
||||
+
|
||||
+static int jzfb_suspend(struct device *dev)
|
||||
+{
|
||||
+ struct jzfb *jzfb = dev_get_drvdata(dev);
|
||||
+
|
||||
+ acquire_console_sem();
|
||||
+ fb_set_suspend(jzfb->fb, 1);
|
||||
+ release_console_sem();
|
||||
+
|
||||
+ mutex_lock(&jzfb->lock);
|
||||
+ if (jzfb->is_enabled)
|
||||
+ jzfb_disable(jzfb);
|
||||
+ mutex_unlock(&jzfb->lock);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int jzfb_resume(struct device *dev)
|
||||
+{
|
||||
+ struct jzfb *jzfb = dev_get_drvdata(dev);
|
||||
+ clk_enable(jzfb->ldclk);
|
||||
+
|
||||
+ mutex_lock(&jzfb->lock);
|
||||
+ if (jzfb->is_enabled)
|
||||
+ jzfb_enable(jzfb);
|
||||
+ mutex_unlock(&jzfb->lock);
|
||||
+
|
||||
+ acquire_console_sem();
|
||||
+ fb_set_suspend(jzfb->fb, 0);
|
||||
+ release_console_sem();
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static const struct dev_pm_ops jzfb_pm_ops = {
|
||||
+ .suspend = jzfb_suspend,
|
||||
+ .resume = jzfb_resume,
|
||||
+ .poweroff = jzfb_suspend,
|
||||
+ .restore = jzfb_resume,
|
||||
+};
|
||||
+
|
||||
+#define JZFB_PM_OPS (&jzfb_pm_ops)
|
||||
+
|
||||
+#else
|
||||
+#define JZFB_PM_OPS NULL
|
||||
+#endif
|
||||
+
|
||||
+static struct platform_driver jzfb_driver = {
|
||||
+ .probe = jzfb_probe,
|
||||
+ .remove = __devexit_p(jzfb_remove),
|
||||
+ .driver = {
|
||||
+ .name = "jz4740-fb",
|
||||
+ .pm = JZFB_PM_OPS,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __init jzfb_init(void)
|
||||
+{
|
||||
+ return platform_driver_register(&jzfb_driver);
|
||||
+}
|
||||
+module_init(jzfb_init);
|
||||
+
|
||||
+static void __exit jzfb_exit(void)
|
||||
+{
|
||||
+ platform_driver_unregister(&jzfb_driver);
|
||||
+}
|
||||
+module_exit(jzfb_exit);
|
||||
+
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_DESCRIPTION("JZ4740 SoC LCD framebuffer driver");
|
||||
+MODULE_ALIAS("platform:jz4740-fb");
|
400
target/linux/xburst/patches-2.6.35/052-rtc.patch
Normal file
400
target/linux/xburst/patches-2.6.35/052-rtc.patch
Normal file
@ -0,0 +1,400 @@
|
||||
From 21a0c050c7471b9d87e720a84f6733bbe8e19835 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 18:29:50 +0000
|
||||
Subject: [PATCH] RTC: Add JZ4740 RTC driver
|
||||
|
||||
Add support for the RTC unit on JZ4740 SoCs.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: Alessandro Zummo <a.zummo@towertech.it>
|
||||
Cc: Paul Gortmaker <p_gortmaker@yahoo.com>
|
||||
Cc: rtc-linux@googlegroups.com
|
||||
Acked-by: Wan ZongShun <mcuos.com@gmail.com>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Cc: Alessandro Zummo <a.zummo@towertech.it>,
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1424/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
drivers/rtc/Kconfig | 11 ++
|
||||
drivers/rtc/Makefile | 1 +
|
||||
drivers/rtc/rtc-jz4740.c | 345 ++++++++++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 357 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/rtc/rtc-jz4740.c
|
||||
|
||||
--- a/drivers/rtc/Kconfig
|
||||
+++ b/drivers/rtc/Kconfig
|
||||
@@ -914,4 +914,15 @@ config RTC_DRV_MPC5121
|
||||
This driver can also be built as a module. If so, the module
|
||||
will be called rtc-mpc5121.
|
||||
|
||||
+config RTC_DRV_JZ4740
|
||||
+ tristate "Ingenic JZ4740 SoC"
|
||||
+ depends on RTC_CLASS
|
||||
+ depends on MACH_JZ4740
|
||||
+ help
|
||||
+ If you say yes here you get support for the Ingenic JZ4740 SoC RTC
|
||||
+ controller.
|
||||
+
|
||||
+ This driver can also be buillt as a module. If so, the module
|
||||
+ will be called rtc-jz4740.
|
||||
+
|
||||
endif # RTC_CLASS
|
||||
--- a/drivers/rtc/Makefile
|
||||
+++ b/drivers/rtc/Makefile
|
||||
@@ -47,6 +47,7 @@ obj-$(CONFIG_RTC_DRV_EP93XX) += rtc-ep93
|
||||
obj-$(CONFIG_RTC_DRV_FM3130) += rtc-fm3130.o
|
||||
obj-$(CONFIG_RTC_DRV_GENERIC) += rtc-generic.o
|
||||
obj-$(CONFIG_RTC_DRV_ISL1208) += rtc-isl1208.o
|
||||
+obj-$(CONFIG_RTC_DRV_JZ4740) += rtc-jz4740.o
|
||||
obj-$(CONFIG_RTC_DRV_M41T80) += rtc-m41t80.o
|
||||
obj-$(CONFIG_RTC_DRV_M41T94) += rtc-m41t94.o
|
||||
obj-$(CONFIG_RTC_DRV_M48T35) += rtc-m48t35.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/rtc/rtc-jz4740.c
|
||||
@@ -0,0 +1,345 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 SoC RTC driver
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/rtc.h>
|
||||
+#include <linux/slab.h>
|
||||
+#include <linux/spinlock.h>
|
||||
+
|
||||
+#define JZ_REG_RTC_CTRL 0x00
|
||||
+#define JZ_REG_RTC_SEC 0x04
|
||||
+#define JZ_REG_RTC_SEC_ALARM 0x08
|
||||
+#define JZ_REG_RTC_REGULATOR 0x0C
|
||||
+#define JZ_REG_RTC_HIBERNATE 0x20
|
||||
+#define JZ_REG_RTC_SCRATCHPAD 0x34
|
||||
+
|
||||
+#define JZ_RTC_CTRL_WRDY BIT(7)
|
||||
+#define JZ_RTC_CTRL_1HZ BIT(6)
|
||||
+#define JZ_RTC_CTRL_1HZ_IRQ BIT(5)
|
||||
+#define JZ_RTC_CTRL_AF BIT(4)
|
||||
+#define JZ_RTC_CTRL_AF_IRQ BIT(3)
|
||||
+#define JZ_RTC_CTRL_AE BIT(2)
|
||||
+#define JZ_RTC_CTRL_ENABLE BIT(0)
|
||||
+
|
||||
+struct jz4740_rtc {
|
||||
+ struct resource *mem;
|
||||
+ void __iomem *base;
|
||||
+
|
||||
+ struct rtc_device *rtc;
|
||||
+
|
||||
+ unsigned int irq;
|
||||
+
|
||||
+ spinlock_t lock;
|
||||
+};
|
||||
+
|
||||
+static inline uint32_t jz4740_rtc_reg_read(struct jz4740_rtc *rtc, size_t reg)
|
||||
+{
|
||||
+ return readl(rtc->base + reg);
|
||||
+}
|
||||
+
|
||||
+static int jz4740_rtc_wait_write_ready(struct jz4740_rtc *rtc)
|
||||
+{
|
||||
+ uint32_t ctrl;
|
||||
+ int timeout = 1000;
|
||||
+
|
||||
+ do {
|
||||
+ ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
|
||||
+ } while (!(ctrl & JZ_RTC_CTRL_WRDY) && --timeout);
|
||||
+
|
||||
+ return timeout ? 0 : -EIO;
|
||||
+}
|
||||
+
|
||||
+static inline int jz4740_rtc_reg_write(struct jz4740_rtc *rtc, size_t reg,
|
||||
+ uint32_t val)
|
||||
+{
|
||||
+ int ret;
|
||||
+ ret = jz4740_rtc_wait_write_ready(rtc);
|
||||
+ if (ret == 0)
|
||||
+ writel(val, rtc->base + reg);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int jz4740_rtc_ctrl_set_bits(struct jz4740_rtc *rtc, uint32_t mask,
|
||||
+ bool set)
|
||||
+{
|
||||
+ int ret;
|
||||
+ unsigned long flags;
|
||||
+ uint32_t ctrl;
|
||||
+
|
||||
+ spin_lock_irqsave(&rtc->lock, flags);
|
||||
+
|
||||
+ ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
|
||||
+
|
||||
+ /* Don't clear interrupt flags by accident */
|
||||
+ ctrl |= JZ_RTC_CTRL_1HZ | JZ_RTC_CTRL_AF;
|
||||
+
|
||||
+ if (set)
|
||||
+ ctrl |= mask;
|
||||
+ else
|
||||
+ ctrl &= ~mask;
|
||||
+
|
||||
+ ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_CTRL, ctrl);
|
||||
+
|
||||
+ spin_unlock_irqrestore(&rtc->lock, flags);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int jz4740_rtc_read_time(struct device *dev, struct rtc_time *time)
|
||||
+{
|
||||
+ struct jz4740_rtc *rtc = dev_get_drvdata(dev);
|
||||
+ uint32_t secs, secs2;
|
||||
+ int timeout = 5;
|
||||
+
|
||||
+ /* If the seconds register is read while it is updated, it can contain a
|
||||
+ * bogus value. This can be avoided by making sure that two consecutive
|
||||
+ * reads have the same value.
|
||||
+ */
|
||||
+ secs = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC);
|
||||
+ secs2 = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC);
|
||||
+
|
||||
+ while (secs != secs2 && --timeout) {
|
||||
+ secs = secs2;
|
||||
+ secs2 = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC);
|
||||
+ }
|
||||
+
|
||||
+ if (timeout == 0)
|
||||
+ return -EIO;
|
||||
+
|
||||
+ rtc_time_to_tm(secs, time);
|
||||
+
|
||||
+ return rtc_valid_tm(time);
|
||||
+}
|
||||
+
|
||||
+static int jz4740_rtc_set_mmss(struct device *dev, unsigned long secs)
|
||||
+{
|
||||
+ struct jz4740_rtc *rtc = dev_get_drvdata(dev);
|
||||
+
|
||||
+ return jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC, secs);
|
||||
+}
|
||||
+
|
||||
+static int jz4740_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm)
|
||||
+{
|
||||
+ struct jz4740_rtc *rtc = dev_get_drvdata(dev);
|
||||
+ uint32_t secs;
|
||||
+ uint32_t ctrl;
|
||||
+
|
||||
+ secs = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC_ALARM);
|
||||
+
|
||||
+ ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
|
||||
+
|
||||
+ alrm->enabled = !!(ctrl & JZ_RTC_CTRL_AE);
|
||||
+ alrm->pending = !!(ctrl & JZ_RTC_CTRL_AF);
|
||||
+
|
||||
+ rtc_time_to_tm(secs, &alrm->time);
|
||||
+
|
||||
+ return rtc_valid_tm(&alrm->time);
|
||||
+}
|
||||
+
|
||||
+static int jz4740_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct jz4740_rtc *rtc = dev_get_drvdata(dev);
|
||||
+ unsigned long secs;
|
||||
+
|
||||
+ rtc_tm_to_time(&alrm->time, &secs);
|
||||
+
|
||||
+ ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC_ALARM, secs);
|
||||
+ if (!ret)
|
||||
+ ret = jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_AE, alrm->enabled);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int jz4740_rtc_update_irq_enable(struct device *dev, unsigned int enable)
|
||||
+{
|
||||
+ struct jz4740_rtc *rtc = dev_get_drvdata(dev);
|
||||
+ return jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_1HZ_IRQ, enable);
|
||||
+}
|
||||
+
|
||||
+static int jz4740_rtc_alarm_irq_enable(struct device *dev, unsigned int enable)
|
||||
+{
|
||||
+ struct jz4740_rtc *rtc = dev_get_drvdata(dev);
|
||||
+ return jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_AF_IRQ, enable);
|
||||
+}
|
||||
+
|
||||
+static struct rtc_class_ops jz4740_rtc_ops = {
|
||||
+ .read_time = jz4740_rtc_read_time,
|
||||
+ .set_mmss = jz4740_rtc_set_mmss,
|
||||
+ .read_alarm = jz4740_rtc_read_alarm,
|
||||
+ .set_alarm = jz4740_rtc_set_alarm,
|
||||
+ .update_irq_enable = jz4740_rtc_update_irq_enable,
|
||||
+ .alarm_irq_enable = jz4740_rtc_alarm_irq_enable,
|
||||
+};
|
||||
+
|
||||
+static irqreturn_t jz4740_rtc_irq(int irq, void *data)
|
||||
+{
|
||||
+ struct jz4740_rtc *rtc = data;
|
||||
+ uint32_t ctrl;
|
||||
+ unsigned long events = 0;
|
||||
+
|
||||
+ ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
|
||||
+
|
||||
+ if (ctrl & JZ_RTC_CTRL_1HZ)
|
||||
+ events |= (RTC_UF | RTC_IRQF);
|
||||
+
|
||||
+ if (ctrl & JZ_RTC_CTRL_AF)
|
||||
+ events |= (RTC_AF | RTC_IRQF);
|
||||
+
|
||||
+ rtc_update_irq(rtc->rtc, 1, events);
|
||||
+
|
||||
+ jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_1HZ | JZ_RTC_CTRL_AF, false);
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+void jz4740_rtc_poweroff(struct device *dev)
|
||||
+{
|
||||
+ struct jz4740_rtc *rtc = dev_get_drvdata(dev);
|
||||
+ jz4740_rtc_reg_write(rtc, JZ_REG_RTC_HIBERNATE, 1);
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_rtc_poweroff);
|
||||
+
|
||||
+static int __devinit jz4740_rtc_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct jz4740_rtc *rtc;
|
||||
+ uint32_t scratchpad;
|
||||
+
|
||||
+ rtc = kzalloc(sizeof(*rtc), GFP_KERNEL);
|
||||
+ if (!rtc)
|
||||
+ return -ENOMEM;
|
||||
+
|
||||
+ rtc->irq = platform_get_irq(pdev, 0);
|
||||
+ if (rtc->irq < 0) {
|
||||
+ ret = -ENOENT;
|
||||
+ dev_err(&pdev->dev, "Failed to get platform irq\n");
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ rtc->mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
+ if (!rtc->mem) {
|
||||
+ ret = -ENOENT;
|
||||
+ dev_err(&pdev->dev, "Failed to get platform mmio memory\n");
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ rtc->mem = request_mem_region(rtc->mem->start, resource_size(rtc->mem),
|
||||
+ pdev->name);
|
||||
+ if (!rtc->mem) {
|
||||
+ ret = -EBUSY;
|
||||
+ dev_err(&pdev->dev, "Failed to request mmio memory region\n");
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ rtc->base = ioremap_nocache(rtc->mem->start, resource_size(rtc->mem));
|
||||
+ if (!rtc->base) {
|
||||
+ ret = -EBUSY;
|
||||
+ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n");
|
||||
+ goto err_release_mem_region;
|
||||
+ }
|
||||
+
|
||||
+ spin_lock_init(&rtc->lock);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, rtc);
|
||||
+
|
||||
+ rtc->rtc = rtc_device_register(pdev->name, &pdev->dev, &jz4740_rtc_ops,
|
||||
+ THIS_MODULE);
|
||||
+ if (IS_ERR(rtc->rtc)) {
|
||||
+ ret = PTR_ERR(rtc->rtc);
|
||||
+ dev_err(&pdev->dev, "Failed to register rtc device: %d\n", ret);
|
||||
+ goto err_iounmap;
|
||||
+ }
|
||||
+
|
||||
+ ret = request_irq(rtc->irq, jz4740_rtc_irq, 0,
|
||||
+ pdev->name, rtc);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to request rtc irq: %d\n", ret);
|
||||
+ goto err_unregister_rtc;
|
||||
+ }
|
||||
+
|
||||
+ scratchpad = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SCRATCHPAD);
|
||||
+ if (scratchpad != 0x12345678) {
|
||||
+ ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SCRATCHPAD, 0x12345678);
|
||||
+ ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC, 0);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Could not write write to RTC registers\n");
|
||||
+ goto err_free_irq;
|
||||
+ }
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_free_irq:
|
||||
+ free_irq(rtc->irq, rtc);
|
||||
+err_unregister_rtc:
|
||||
+ rtc_device_unregister(rtc->rtc);
|
||||
+err_iounmap:
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ iounmap(rtc->base);
|
||||
+err_release_mem_region:
|
||||
+ release_mem_region(rtc->mem->start, resource_size(rtc->mem));
|
||||
+err_free:
|
||||
+ kfree(rtc);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit jz4740_rtc_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct jz4740_rtc *rtc = platform_get_drvdata(pdev);
|
||||
+
|
||||
+ free_irq(rtc->irq, rtc);
|
||||
+
|
||||
+ rtc_device_unregister(rtc->rtc);
|
||||
+
|
||||
+ iounmap(rtc->base);
|
||||
+ release_mem_region(rtc->mem->start, resource_size(rtc->mem));
|
||||
+
|
||||
+ kfree(rtc);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+struct platform_driver jz4740_rtc_driver = {
|
||||
+ .probe = jz4740_rtc_probe,
|
||||
+ .remove = __devexit_p(jz4740_rtc_remove),
|
||||
+ .driver = {
|
||||
+ .name = "jz4740-rtc",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __init jz4740_rtc_init(void)
|
||||
+{
|
||||
+ return platform_driver_register(&jz4740_rtc_driver);
|
||||
+}
|
||||
+module_init(jz4740_rtc_init);
|
||||
+
|
||||
+static void __exit jz4740_rtc_exit(void)
|
||||
+{
|
||||
+ platform_driver_unregister(&jz4740_rtc_driver);
|
||||
+}
|
||||
+module_exit(jz4740_rtc_exit);
|
||||
+
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_DESCRIPTION("RTC driver for the JZ4740 SoC\n");
|
||||
+MODULE_ALIAS("platform:jz4740-rtc");
|
476
target/linux/xburst/patches-2.6.35/053-adc.patch
Normal file
476
target/linux/xburst/patches-2.6.35/053-adc.patch
Normal file
@ -0,0 +1,476 @@
|
||||
From ae6e941c5d58262c0a09c355ae384b7109977053 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Mon, 12 Jul 2010 03:48:08 +0200
|
||||
Subject: [PATCH] mfd: Add JZ4740 ADC driver
|
||||
|
||||
This patch adds a MFD driver for the JZ4740 ADC unit. The driver is used to
|
||||
demultiplex IRQs and synchronize access to shared registers between the
|
||||
battery, hwmon and (future) touchscreen driver.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
|
||||
---
|
||||
drivers/mfd/Kconfig | 8 +
|
||||
drivers/mfd/Makefile | 1 +
|
||||
drivers/mfd/jz4740-adc.c | 394 ++++++++++++++++++++++++++++++++++++++++++++
|
||||
include/linux/jz4740-adc.h | 32 ++++
|
||||
4 files changed, 435 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/mfd/jz4740-adc.c
|
||||
create mode 100644 include/linux/jz4740-adc.h
|
||||
|
||||
--- a/drivers/mfd/Kconfig
|
||||
+++ b/drivers/mfd/Kconfig
|
||||
@@ -482,6 +482,14 @@ config MFD_JANZ_CMODIO
|
||||
host many different types of MODULbus daughterboards, including
|
||||
CAN and GPIO controllers.
|
||||
|
||||
+config MFD_JZ4740_ADC
|
||||
+ tristate "Support for the JZ4740 SoC ADC core"
|
||||
+ select MFD_CORE
|
||||
+ depends on MACH_JZ4740
|
||||
+ help
|
||||
+ Say yes here if you want support for the ADC unit in the JZ4740 SoC.
|
||||
+ This driver is necessary for jz4740-battery and jz4740-hwmon driver.
|
||||
+
|
||||
endif # MFD_SUPPORT
|
||||
|
||||
menu "Multimedia Capabilities Port drivers"
|
||||
--- a/drivers/mfd/Makefile
|
||||
+++ b/drivers/mfd/Makefile
|
||||
@@ -71,3 +71,4 @@ obj-$(CONFIG_PMIC_ADP5520) += adp5520.o
|
||||
obj-$(CONFIG_LPC_SCH) += lpc_sch.o
|
||||
obj-$(CONFIG_MFD_RDC321X) += rdc321x-southbridge.o
|
||||
obj-$(CONFIG_MFD_JANZ_CMODIO) += janz-cmodio.o
|
||||
+obj-$(CONFIG_MFD_JZ4740_ADC) += jz4740-adc.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/mfd/jz4740-adc.c
|
||||
@@ -0,0 +1,394 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 SoC ADC driver
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ * This driver synchronizes access to the JZ4740 ADC core between the
|
||||
+ * JZ4740 battery and hwmon drivers.
|
||||
+ */
|
||||
+
|
||||
+#include <linux/err.h>
|
||||
+#include <linux/irq.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/slab.h>
|
||||
+#include <linux/spinlock.h>
|
||||
+
|
||||
+#include <linux/clk.h>
|
||||
+#include <linux/mfd/core.h>
|
||||
+
|
||||
+#include <linux/jz4740-adc.h>
|
||||
+
|
||||
+
|
||||
+#define JZ_REG_ADC_ENABLE 0x00
|
||||
+#define JZ_REG_ADC_CFG 0x04
|
||||
+#define JZ_REG_ADC_CTRL 0x08
|
||||
+#define JZ_REG_ADC_STATUS 0x0c
|
||||
+
|
||||
+#define JZ_REG_ADC_TOUCHSCREEN_BASE 0x10
|
||||
+#define JZ_REG_ADC_BATTERY_BASE 0x1c
|
||||
+#define JZ_REG_ADC_HWMON_BASE 0x20
|
||||
+
|
||||
+#define JZ_ADC_ENABLE_TOUCH BIT(2)
|
||||
+#define JZ_ADC_ENABLE_BATTERY BIT(1)
|
||||
+#define JZ_ADC_ENABLE_ADCIN BIT(0)
|
||||
+
|
||||
+enum {
|
||||
+ JZ_ADC_IRQ_ADCIN = 0,
|
||||
+ JZ_ADC_IRQ_BATTERY,
|
||||
+ JZ_ADC_IRQ_TOUCH,
|
||||
+ JZ_ADC_IRQ_PENUP,
|
||||
+ JZ_ADC_IRQ_PENDOWN,
|
||||
+};
|
||||
+
|
||||
+struct jz4740_adc {
|
||||
+ struct resource *mem;
|
||||
+ void __iomem *base;
|
||||
+
|
||||
+ int irq;
|
||||
+ int irq_base;
|
||||
+
|
||||
+ struct clk *clk;
|
||||
+ atomic_t clk_ref;
|
||||
+
|
||||
+ spinlock_t lock;
|
||||
+};
|
||||
+
|
||||
+static inline void jz4740_adc_irq_set_masked(struct jz4740_adc *adc, int irq,
|
||||
+ bool masked)
|
||||
+{
|
||||
+ unsigned long flags;
|
||||
+ uint8_t val;
|
||||
+
|
||||
+ irq -= adc->irq_base;
|
||||
+
|
||||
+ spin_lock_irqsave(&adc->lock, flags);
|
||||
+
|
||||
+ val = readb(adc->base + JZ_REG_ADC_CTRL);
|
||||
+ if (masked)
|
||||
+ val |= BIT(irq);
|
||||
+ else
|
||||
+ val &= ~BIT(irq);
|
||||
+ writeb(val, adc->base + JZ_REG_ADC_CTRL);
|
||||
+
|
||||
+ spin_unlock_irqrestore(&adc->lock, flags);
|
||||
+}
|
||||
+
|
||||
+static void jz4740_adc_irq_mask(unsigned int irq)
|
||||
+{
|
||||
+ struct jz4740_adc *adc = get_irq_chip_data(irq);
|
||||
+ jz4740_adc_irq_set_masked(adc, irq, true);
|
||||
+}
|
||||
+
|
||||
+static void jz4740_adc_irq_unmask(unsigned int irq)
|
||||
+{
|
||||
+ struct jz4740_adc *adc = get_irq_chip_data(irq);
|
||||
+ jz4740_adc_irq_set_masked(adc, irq, false);
|
||||
+}
|
||||
+
|
||||
+static void jz4740_adc_irq_ack(unsigned int irq)
|
||||
+{
|
||||
+ struct jz4740_adc *adc = get_irq_chip_data(irq);
|
||||
+
|
||||
+ irq -= adc->irq_base;
|
||||
+ writeb(BIT(irq), adc->base + JZ_REG_ADC_STATUS);
|
||||
+}
|
||||
+
|
||||
+static struct irq_chip jz4740_adc_irq_chip = {
|
||||
+ .name = "jz4740-adc",
|
||||
+ .mask = jz4740_adc_irq_mask,
|
||||
+ .unmask = jz4740_adc_irq_unmask,
|
||||
+ .ack = jz4740_adc_irq_ack,
|
||||
+};
|
||||
+
|
||||
+static void jz4740_adc_irq_demux(unsigned int irq, struct irq_desc *desc)
|
||||
+{
|
||||
+ struct jz4740_adc *adc = get_irq_desc_data(desc);
|
||||
+ uint8_t status;
|
||||
+ unsigned int i;
|
||||
+
|
||||
+ status = readb(adc->base + JZ_REG_ADC_STATUS);
|
||||
+
|
||||
+ for (i = 0; i < 5; ++i) {
|
||||
+ if (status & BIT(i))
|
||||
+ generic_handle_irq(adc->irq_base + i);
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
+
|
||||
+/* Refcounting for the ADC clock is done in here instead of in the clock
|
||||
+ * framework, because it is the only clock which is shared between multiple
|
||||
+ * devices and thus is the only clock which needs refcounting */
|
||||
+static inline void jz4740_adc_clk_enable(struct jz4740_adc *adc)
|
||||
+{
|
||||
+ if (atomic_inc_return(&adc->clk_ref) == 1)
|
||||
+ clk_enable(adc->clk);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_adc_clk_disable(struct jz4740_adc *adc)
|
||||
+{
|
||||
+ if (atomic_dec_return(&adc->clk_ref) == 0)
|
||||
+ clk_disable(adc->clk);
|
||||
+}
|
||||
+
|
||||
+static inline void jz4740_adc_set_enabled(struct jz4740_adc *adc, int engine,
|
||||
+ bool enabled)
|
||||
+{
|
||||
+ unsigned long flags;
|
||||
+ uint8_t val;
|
||||
+
|
||||
+ spin_lock_irqsave(&adc->lock, flags);
|
||||
+
|
||||
+ val = readb(adc->base + JZ_REG_ADC_ENABLE);
|
||||
+ if (enabled)
|
||||
+ val |= BIT(engine);
|
||||
+ else
|
||||
+ val &= BIT(engine);
|
||||
+ writeb(val, adc->base + JZ_REG_ADC_ENABLE);
|
||||
+
|
||||
+ spin_unlock_irqrestore(&adc->lock, flags);
|
||||
+}
|
||||
+
|
||||
+static int jz4740_adc_cell_enable(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct jz4740_adc *adc = dev_get_drvdata(pdev->dev.parent);
|
||||
+
|
||||
+ jz4740_adc_clk_enable(adc);
|
||||
+ jz4740_adc_set_enabled(adc, pdev->id, true);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int jz4740_adc_cell_disable(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct jz4740_adc *adc = dev_get_drvdata(pdev->dev.parent);
|
||||
+
|
||||
+ jz4740_adc_set_enabled(adc, pdev->id, false);
|
||||
+ jz4740_adc_clk_disable(adc);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+int jz4740_adc_set_config(struct device *dev, uint32_t mask, uint32_t val)
|
||||
+{
|
||||
+ struct jz4740_adc *adc = dev_get_drvdata(dev);
|
||||
+ unsigned long flags;
|
||||
+ uint32_t cfg;
|
||||
+
|
||||
+ if (!adc)
|
||||
+ return -ENODEV;
|
||||
+
|
||||
+ spin_lock_irqsave(&adc->lock, flags);
|
||||
+
|
||||
+ cfg = readl(adc->base + JZ_REG_ADC_CFG);
|
||||
+
|
||||
+ cfg &= ~mask;
|
||||
+ cfg |= val;
|
||||
+
|
||||
+ writel(cfg, adc->base + JZ_REG_ADC_CFG);
|
||||
+
|
||||
+ spin_unlock_irqrestore(&adc->lock, flags);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+EXPORT_SYMBOL_GPL(jz4740_adc_set_config);
|
||||
+
|
||||
+static struct resource jz4740_hwmon_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ_ADC_IRQ_ADCIN,
|
||||
+ .flags = IORESOURCE_IRQ,
|
||||
+ },
|
||||
+ {
|
||||
+ .start = JZ_REG_ADC_HWMON_BASE,
|
||||
+ .end = JZ_REG_ADC_HWMON_BASE + 3,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static struct resource jz4740_battery_resources[] = {
|
||||
+ {
|
||||
+ .start = JZ_ADC_IRQ_BATTERY,
|
||||
+ .flags = IORESOURCE_IRQ,
|
||||
+ },
|
||||
+ {
|
||||
+ .start = JZ_REG_ADC_BATTERY_BASE,
|
||||
+ .end = JZ_REG_ADC_BATTERY_BASE + 3,
|
||||
+ .flags = IORESOURCE_MEM,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+const struct mfd_cell jz4740_adc_cells[] = {
|
||||
+ {
|
||||
+ .id = 0,
|
||||
+ .name = "jz4740-hwmon",
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_hwmon_resources),
|
||||
+ .resources = jz4740_hwmon_resources,
|
||||
+ .platform_data = (void *)&jz4740_adc_cells[0],
|
||||
+ .data_size = sizeof(struct mfd_cell),
|
||||
+
|
||||
+ .enable = jz4740_adc_cell_enable,
|
||||
+ .disable = jz4740_adc_cell_disable,
|
||||
+ },
|
||||
+ {
|
||||
+ .id = 1,
|
||||
+ .name = "jz4740-battery",
|
||||
+ .num_resources = ARRAY_SIZE(jz4740_battery_resources),
|
||||
+ .resources = jz4740_battery_resources,
|
||||
+ .platform_data = (void *)&jz4740_adc_cells[1],
|
||||
+ .data_size = sizeof(struct mfd_cell),
|
||||
+
|
||||
+ .enable = jz4740_adc_cell_enable,
|
||||
+ .disable = jz4740_adc_cell_disable,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __devinit jz4740_adc_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct jz4740_adc *adc;
|
||||
+ struct resource *mem_base;
|
||||
+ int irq;
|
||||
+
|
||||
+ adc = kmalloc(sizeof(*adc), GFP_KERNEL);
|
||||
+ if (!adc) {
|
||||
+ dev_err(&pdev->dev, "Failed to allocate driver structure\n");
|
||||
+ return -ENOMEM;
|
||||
+ }
|
||||
+
|
||||
+ adc->irq = platform_get_irq(pdev, 0);
|
||||
+ if (adc->irq < 0) {
|
||||
+ ret = adc->irq;
|
||||
+ dev_err(&pdev->dev, "Failed to get platform irq: %d\n", ret);
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ adc->irq_base = platform_get_irq(pdev, 1);
|
||||
+ if (adc->irq_base < 0) {
|
||||
+ ret = adc->irq_base;
|
||||
+ dev_err(&pdev->dev, "Failed to get irq base: %d\n", ret);
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ mem_base = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
+ if (!mem_base) {
|
||||
+ ret = -ENOENT;
|
||||
+ dev_err(&pdev->dev, "Failed to get platform mmio resource\n");
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ /* Only request the shared registers for the MFD driver */
|
||||
+ adc->mem = request_mem_region(mem_base->start, JZ_REG_ADC_STATUS,
|
||||
+ pdev->name);
|
||||
+ if (!adc->mem) {
|
||||
+ ret = -EBUSY;
|
||||
+ dev_err(&pdev->dev, "Failed to request mmio memory region\n");
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ adc->base = ioremap_nocache(adc->mem->start, resource_size(adc->mem));
|
||||
+ if (!adc->base) {
|
||||
+ ret = -EBUSY;
|
||||
+ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n");
|
||||
+ goto err_release_mem_region;
|
||||
+ }
|
||||
+
|
||||
+ adc->clk = clk_get(&pdev->dev, "adc");
|
||||
+ if (IS_ERR(adc->clk)) {
|
||||
+ ret = PTR_ERR(adc->clk);
|
||||
+ dev_err(&pdev->dev, "Failed to get clock: %d\n", ret);
|
||||
+ goto err_iounmap;
|
||||
+ }
|
||||
+
|
||||
+ spin_lock_init(&adc->lock);
|
||||
+ atomic_set(&adc->clk_ref, 0);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, adc);
|
||||
+
|
||||
+ for (irq = adc->irq_base; irq < adc->irq_base + 5; ++irq) {
|
||||
+ set_irq_chip_data(irq, adc);
|
||||
+ set_irq_chip_and_handler(irq, &jz4740_adc_irq_chip,
|
||||
+ handle_level_irq);
|
||||
+ }
|
||||
+
|
||||
+ set_irq_data(adc->irq, adc);
|
||||
+ set_irq_chained_handler(adc->irq, jz4740_adc_irq_demux);
|
||||
+
|
||||
+ writeb(0x00, adc->base + JZ_REG_ADC_ENABLE);
|
||||
+ writeb(0xff, adc->base + JZ_REG_ADC_CTRL);
|
||||
+
|
||||
+ ret = mfd_add_devices(&pdev->dev, 0, jz4740_adc_cells,
|
||||
+ ARRAY_SIZE(jz4740_adc_cells), mem_base, adc->irq_base);
|
||||
+ if (ret < 0)
|
||||
+ goto err_clk_put;
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_clk_put:
|
||||
+ clk_put(adc->clk);
|
||||
+err_iounmap:
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ iounmap(adc->base);
|
||||
+err_release_mem_region:
|
||||
+ release_mem_region(adc->mem->start, resource_size(adc->mem));
|
||||
+err_free:
|
||||
+ kfree(adc);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit jz4740_adc_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct jz4740_adc *adc = platform_get_drvdata(pdev);
|
||||
+
|
||||
+ mfd_remove_devices(&pdev->dev);
|
||||
+
|
||||
+ set_irq_data(adc->irq, NULL);
|
||||
+ set_irq_chained_handler(adc->irq, NULL);
|
||||
+
|
||||
+ iounmap(adc->base);
|
||||
+ release_mem_region(adc->mem->start, resource_size(adc->mem));
|
||||
+
|
||||
+ clk_put(adc->clk);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+
|
||||
+ kfree(adc);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+struct platform_driver jz4740_adc_driver = {
|
||||
+ .probe = jz4740_adc_probe,
|
||||
+ .remove = __devexit_p(jz4740_adc_remove),
|
||||
+ .driver = {
|
||||
+ .name = "jz4740-adc",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __init jz4740_adc_init(void)
|
||||
+{
|
||||
+ return platform_driver_register(&jz4740_adc_driver);
|
||||
+}
|
||||
+module_init(jz4740_adc_init);
|
||||
+
|
||||
+static void __exit jz4740_adc_exit(void)
|
||||
+{
|
||||
+ platform_driver_unregister(&jz4740_adc_driver);
|
||||
+}
|
||||
+module_exit(jz4740_adc_exit);
|
||||
+
|
||||
+MODULE_DESCRIPTION("JZ4740 SoC ADC driver");
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_ALIAS("platform:jz4740-adc");
|
||||
--- /dev/null
|
||||
+++ b/include/linux/jz4740-adc.h
|
||||
@@ -0,0 +1,32 @@
|
||||
+
|
||||
+#ifndef __LINUX_JZ4740_ADC
|
||||
+#define __LINUX_JZ4740_ADC
|
||||
+
|
||||
+#include <linux/device.h>
|
||||
+
|
||||
+/*
|
||||
+ * jz4740_adc_set_config - Configure a JZ4740 adc device
|
||||
+ * @dev: Pointer to a jz4740-adc device
|
||||
+ * @mask: Mask for the config value to be set
|
||||
+ * @val: Value to be set
|
||||
+ *
|
||||
+ * This function can be used by the JZ4740 ADC mfd cells to configure their
|
||||
+ * options in the shared config register.
|
||||
+*/
|
||||
+int jz4740_adc_set_config(struct device *dev, uint32_t mask, uint32_t val);
|
||||
+
|
||||
+#define JZ_ADC_CONFIG_SPZZ BIT(31)
|
||||
+#define JZ_ADC_CONFIG_EX_IN BIT(30)
|
||||
+#define JZ_ADC_CONFIG_DNUM_MASK (0x7 << 16)
|
||||
+#define JZ_ADC_CONFIG_DMA_ENABLE BIT(15)
|
||||
+#define JZ_ADC_CONFIG_XYZ_MASK (0x2 << 13)
|
||||
+#define JZ_ADC_CONFIG_SAMPLE_NUM_MASK (0x7 << 10)
|
||||
+#define JZ_ADC_CONFIG_CLKDIV_MASK (0xf << 5)
|
||||
+#define JZ_ADC_CONFIG_BAT_MB BIT(4)
|
||||
+
|
||||
+#define JZ_ADC_CONFIG_DNUM(dnum) ((dnum) << 16)
|
||||
+#define JZ_ADC_CONFIG_XYZ_OFFSET(dnum) ((xyz) << 13)
|
||||
+#define JZ_ADC_CONFIG_SAMPLE_NUM(x) ((x) << 10)
|
||||
+#define JZ_ADC_CONFIG_CLKDIV(div) ((div) << 5)
|
||||
+
|
||||
+#endif
|
1102
target/linux/xburst/patches-2.6.35/054-mmc.patch
Normal file
1102
target/linux/xburst/patches-2.6.35/054-mmc.patch
Normal file
File diff suppressed because it is too large
Load Diff
326
target/linux/xburst/patches-2.6.35/055-ohci.patch
Normal file
326
target/linux/xburst/patches-2.6.35/055-ohci.patch
Normal file
@ -0,0 +1,326 @@
|
||||
From 4365ef4ae6c7c08950ac34c47f7beaece2dc48ea Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sun, 1 Aug 2010 21:13:26 +0200
|
||||
Subject: [PATCH] USB: Add JZ4740 OHCI support
|
||||
|
||||
Add OHCI glue code for JZ4740 SoCs OHCI module.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: Greg Kroah-Hartman <gregkh@suse.de>
|
||||
Cc: David Brownell <dbrownell@users.sourceforge.net>
|
||||
Cc: linux-usb@vger.kernel.org
|
||||
Acked-by: Greg Kroah-Hartman <gregkh@suse.de>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1411/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
drivers/usb/Kconfig | 1 +
|
||||
drivers/usb/host/ohci-hcd.c | 5 +
|
||||
drivers/usb/host/ohci-jz4740.c | 276 ++++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 282 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/usb/host/ohci-jz4740.c
|
||||
|
||||
--- a/drivers/usb/Kconfig
|
||||
+++ b/drivers/usb/Kconfig
|
||||
@@ -46,6 +46,7 @@ config USB_ARCH_HAS_OHCI
|
||||
default y if PPC_MPC52xx
|
||||
# MIPS:
|
||||
default y if SOC_AU1X00
|
||||
+ default y if MACH_JZ4740
|
||||
# SH:
|
||||
default y if CPU_SUBTYPE_SH7720
|
||||
default y if CPU_SUBTYPE_SH7721
|
||||
--- a/drivers/usb/host/ohci-hcd.c
|
||||
+++ b/drivers/usb/host/ohci-hcd.c
|
||||
@@ -1095,6 +1095,11 @@ MODULE_LICENSE ("GPL");
|
||||
#define TMIO_OHCI_DRIVER ohci_hcd_tmio_driver
|
||||
#endif
|
||||
|
||||
+#ifdef CONFIG_MACH_JZ4740
|
||||
+#include "ohci-jz4740.c"
|
||||
+#define PLATFORM_DRIVER ohci_hcd_jz4740_driver
|
||||
+#endif
|
||||
+
|
||||
#if !defined(PCI_DRIVER) && \
|
||||
!defined(PLATFORM_DRIVER) && \
|
||||
!defined(OMAP1_PLATFORM_DRIVER) && \
|
||||
--- /dev/null
|
||||
+++ b/drivers/usb/host/ohci-jz4740.c
|
||||
@@ -0,0 +1,276 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/clk.h>
|
||||
+#include <linux/regulator/consumer.h>
|
||||
+
|
||||
+struct jz4740_ohci_hcd {
|
||||
+ struct ohci_hcd ohci_hcd;
|
||||
+
|
||||
+ struct regulator *vbus;
|
||||
+ bool vbus_enabled;
|
||||
+ struct clk *clk;
|
||||
+};
|
||||
+
|
||||
+static inline struct jz4740_ohci_hcd *hcd_to_jz4740_hcd(struct usb_hcd *hcd)
|
||||
+{
|
||||
+ return (struct jz4740_ohci_hcd *)(hcd->hcd_priv);
|
||||
+}
|
||||
+
|
||||
+static inline struct usb_hcd *jz4740_hcd_to_hcd(struct jz4740_ohci_hcd *jz4740_ohci)
|
||||
+{
|
||||
+ return container_of((void *)jz4740_ohci, struct usb_hcd, hcd_priv);
|
||||
+}
|
||||
+
|
||||
+static int ohci_jz4740_start(struct usb_hcd *hcd)
|
||||
+{
|
||||
+ struct ohci_hcd *ohci = hcd_to_ohci(hcd);
|
||||
+ int ret;
|
||||
+
|
||||
+ ret = ohci_init(ohci);
|
||||
+ if (ret < 0)
|
||||
+ return ret;
|
||||
+
|
||||
+ ohci->num_ports = 1;
|
||||
+
|
||||
+ ret = ohci_run(ohci);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(hcd->self.controller, "Can not start %s",
|
||||
+ hcd->self.bus_name);
|
||||
+ ohci_stop(hcd);
|
||||
+ return ret;
|
||||
+ }
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int ohci_jz4740_set_vbus_power(struct jz4740_ohci_hcd *jz4740_ohci,
|
||||
+ bool enabled)
|
||||
+{
|
||||
+ int ret = 0;
|
||||
+
|
||||
+ if (!jz4740_ohci->vbus)
|
||||
+ return 0;
|
||||
+
|
||||
+ if (enabled && !jz4740_ohci->vbus_enabled) {
|
||||
+ ret = regulator_enable(jz4740_ohci->vbus);
|
||||
+ if (ret)
|
||||
+ dev_err(jz4740_hcd_to_hcd(jz4740_ohci)->self.controller,
|
||||
+ "Could not power vbus\n");
|
||||
+ } else if (!enabled && jz4740_ohci->vbus_enabled) {
|
||||
+ ret = regulator_disable(jz4740_ohci->vbus);
|
||||
+ }
|
||||
+
|
||||
+ if (ret == 0)
|
||||
+ jz4740_ohci->vbus_enabled = enabled;
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int ohci_jz4740_hub_control(struct usb_hcd *hcd, u16 typeReq, u16 wValue,
|
||||
+ u16 wIndex, char *buf, u16 wLength)
|
||||
+{
|
||||
+ struct jz4740_ohci_hcd *jz4740_ohci = hcd_to_jz4740_hcd(hcd);
|
||||
+ int ret;
|
||||
+
|
||||
+ switch (typeReq) {
|
||||
+ case SetHubFeature:
|
||||
+ if (wValue == USB_PORT_FEAT_POWER)
|
||||
+ ret = ohci_jz4740_set_vbus_power(jz4740_ohci, true);
|
||||
+ break;
|
||||
+ case ClearHubFeature:
|
||||
+ if (wValue == USB_PORT_FEAT_POWER)
|
||||
+ ret = ohci_jz4740_set_vbus_power(jz4740_ohci, false);
|
||||
+ break;
|
||||
+ }
|
||||
+
|
||||
+ if (ret)
|
||||
+ return ret;
|
||||
+
|
||||
+ return ohci_hub_control(hcd, typeReq, wValue, wIndex, buf, wLength);
|
||||
+}
|
||||
+
|
||||
+
|
||||
+static const struct hc_driver ohci_jz4740_hc_driver = {
|
||||
+ .description = hcd_name,
|
||||
+ .product_desc = "JZ4740 OHCI",
|
||||
+ .hcd_priv_size = sizeof(struct jz4740_ohci_hcd),
|
||||
+
|
||||
+ /*
|
||||
+ * generic hardware linkage
|
||||
+ */
|
||||
+ .irq = ohci_irq,
|
||||
+ .flags = HCD_USB11 | HCD_MEMORY,
|
||||
+
|
||||
+ /*
|
||||
+ * basic lifecycle operations
|
||||
+ */
|
||||
+ .start = ohci_jz4740_start,
|
||||
+ .stop = ohci_stop,
|
||||
+ .shutdown = ohci_shutdown,
|
||||
+
|
||||
+ /*
|
||||
+ * managing i/o requests and associated device resources
|
||||
+ */
|
||||
+ .urb_enqueue = ohci_urb_enqueue,
|
||||
+ .urb_dequeue = ohci_urb_dequeue,
|
||||
+ .endpoint_disable = ohci_endpoint_disable,
|
||||
+
|
||||
+ /*
|
||||
+ * scheduling support
|
||||
+ */
|
||||
+ .get_frame_number = ohci_get_frame,
|
||||
+
|
||||
+ /*
|
||||
+ * root hub support
|
||||
+ */
|
||||
+ .hub_status_data = ohci_hub_status_data,
|
||||
+ .hub_control = ohci_jz4740_hub_control,
|
||||
+#ifdef CONFIG_PM
|
||||
+ .bus_suspend = ohci_bus_suspend,
|
||||
+ .bus_resume = ohci_bus_resume,
|
||||
+#endif
|
||||
+ .start_port_reset = ohci_start_port_reset,
|
||||
+};
|
||||
+
|
||||
+
|
||||
+static __devinit int jz4740_ohci_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct usb_hcd *hcd;
|
||||
+ struct jz4740_ohci_hcd *jz4740_ohci;
|
||||
+ struct resource *res;
|
||||
+ int irq;
|
||||
+
|
||||
+ res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
+
|
||||
+ if (!res) {
|
||||
+ dev_err(&pdev->dev, "Failed to get platform resource\n");
|
||||
+ return -ENOENT;
|
||||
+ }
|
||||
+
|
||||
+ irq = platform_get_irq(pdev, 0);
|
||||
+ if (irq < 0) {
|
||||
+ dev_err(&pdev->dev, "Failed to get platform irq\n");
|
||||
+ return irq;
|
||||
+ }
|
||||
+
|
||||
+ hcd = usb_create_hcd(&ohci_jz4740_hc_driver, &pdev->dev, "jz4740");
|
||||
+ if (!hcd) {
|
||||
+ dev_err(&pdev->dev, "Failed to create hcd.\n");
|
||||
+ return -ENOMEM;
|
||||
+ }
|
||||
+
|
||||
+ jz4740_ohci = hcd_to_jz4740_hcd(hcd);
|
||||
+
|
||||
+ res = request_mem_region(res->start, resource_size(res), hcd_name);
|
||||
+ if (!res) {
|
||||
+ dev_err(&pdev->dev, "Failed to request mem region.\n");
|
||||
+ ret = -EBUSY;
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ hcd->rsrc_start = res->start;
|
||||
+ hcd->rsrc_len = resource_size(res);
|
||||
+ hcd->regs = ioremap(res->start, resource_size(res));
|
||||
+
|
||||
+ if (!hcd->regs) {
|
||||
+ dev_err(&pdev->dev, "Failed to ioremap registers.\n");
|
||||
+ ret = -EBUSY;
|
||||
+ goto err_release_mem;
|
||||
+ }
|
||||
+
|
||||
+ jz4740_ohci->clk = clk_get(&pdev->dev, "uhc");
|
||||
+ if (IS_ERR(jz4740_ohci->clk)) {
|
||||
+ ret = PTR_ERR(jz4740_ohci->clk);
|
||||
+ dev_err(&pdev->dev, "Failed to get clock: %d\n", ret);
|
||||
+ goto err_iounmap;
|
||||
+ }
|
||||
+
|
||||
+ jz4740_ohci->vbus = regulator_get(&pdev->dev, "vbus");
|
||||
+ if (IS_ERR(jz4740_ohci->vbus))
|
||||
+ jz4740_ohci->vbus = NULL;
|
||||
+
|
||||
+
|
||||
+ clk_set_rate(jz4740_ohci->clk, 48000000);
|
||||
+ clk_enable(jz4740_ohci->clk);
|
||||
+ if (jz4740_ohci->vbus)
|
||||
+ ohci_jz4740_set_vbus_power(jz4740_ohci, true);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, hcd);
|
||||
+
|
||||
+ ohci_hcd_init(hcd_to_ohci(hcd));
|
||||
+
|
||||
+ ret = usb_add_hcd(hcd, irq, 0);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to add hcd: %d\n", ret);
|
||||
+ goto err_disable;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_disable:
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ if (jz4740_ohci->vbus) {
|
||||
+ regulator_disable(jz4740_ohci->vbus);
|
||||
+ regulator_put(jz4740_ohci->vbus);
|
||||
+ }
|
||||
+ clk_disable(jz4740_ohci->clk);
|
||||
+
|
||||
+ clk_put(jz4740_ohci->clk);
|
||||
+err_iounmap:
|
||||
+ iounmap(hcd->regs);
|
||||
+err_release_mem:
|
||||
+ release_mem_region(res->start, resource_size(res));
|
||||
+err_free:
|
||||
+ usb_put_hcd(hcd);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static __devexit int jz4740_ohci_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct usb_hcd *hcd = platform_get_drvdata(pdev);
|
||||
+ struct jz4740_ohci_hcd *jz4740_ohci = hcd_to_jz4740_hcd(hcd);
|
||||
+
|
||||
+ usb_remove_hcd(hcd);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+
|
||||
+ if (jz4740_ohci->vbus) {
|
||||
+ regulator_disable(jz4740_ohci->vbus);
|
||||
+ regulator_put(jz4740_ohci->vbus);
|
||||
+ }
|
||||
+
|
||||
+ clk_disable(jz4740_ohci->clk);
|
||||
+ clk_put(jz4740_ohci->clk);
|
||||
+
|
||||
+ iounmap(hcd->regs);
|
||||
+ release_mem_region(hcd->rsrc_start, hcd->rsrc_len);
|
||||
+
|
||||
+ usb_put_hcd(hcd);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct platform_driver ohci_hcd_jz4740_driver = {
|
||||
+ .probe = jz4740_ohci_probe,
|
||||
+ .remove = __devexit_p(jz4740_ohci_remove),
|
||||
+ .driver = {
|
||||
+ .name = "jz4740-ohci",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+MODULE_ALIAS("platfrom:jz4740-ohci");
|
2621
target/linux/xburst/patches-2.6.35/056-udc.patch
Normal file
2621
target/linux/xburst/patches-2.6.35/056-udc.patch
Normal file
File diff suppressed because it is too large
Load Diff
283
target/linux/xburst/patches-2.6.35/057-hwmon.patch
Normal file
283
target/linux/xburst/patches-2.6.35/057-hwmon.patch
Normal file
@ -0,0 +1,283 @@
|
||||
From 548ab33dc0bd3c824e6002936ae0931158658a19 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 18:32:58 +0000
|
||||
Subject: [PATCH] HWMON: Add JZ4740 ADC driver
|
||||
|
||||
Add support for reading the ADCIN pin of the ADC unit on JZ4740 SoCs.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Cc: lm-sensors@lm-sensors.org
|
||||
Acked-by: Jean Delvare <khali@linux-fr.org>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1425/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
drivers/hwmon/Kconfig | 10 ++
|
||||
drivers/hwmon/Makefile | 1 +
|
||||
drivers/hwmon/jz4740-hwmon.c | 230 ++++++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 241 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/hwmon/jz4740-hwmon.c
|
||||
|
||||
--- a/drivers/hwmon/Kconfig
|
||||
+++ b/drivers/hwmon/Kconfig
|
||||
@@ -446,6 +446,16 @@ config SENSORS_IT87
|
||||
This driver can also be built as a module. If so, the module
|
||||
will be called it87.
|
||||
|
||||
+config SENSORS_JZ4740
|
||||
+ tristate "Ingenic JZ4740 SoC ADC driver"
|
||||
+ depends on MACH_JZ4740 && MFD_JZ4740_ADC
|
||||
+ help
|
||||
+ If you say yes here you get support for reading adc values from the ADCIN
|
||||
+ pin on Ingenic JZ4740 SoC based boards.
|
||||
+
|
||||
+ This driver can also be build as a module. If so, the module will be
|
||||
+ called jz4740-hwmon.
|
||||
+
|
||||
config SENSORS_LM63
|
||||
tristate "National Semiconductor LM63 and LM64"
|
||||
depends on I2C
|
||||
--- a/drivers/hwmon/Makefile
|
||||
+++ b/drivers/hwmon/Makefile
|
||||
@@ -55,6 +55,7 @@ obj-$(CONFIG_SENSORS_I5K_AMB) += i5k_amb
|
||||
obj-$(CONFIG_SENSORS_IBMAEM) += ibmaem.o
|
||||
obj-$(CONFIG_SENSORS_IBMPEX) += ibmpex.o
|
||||
obj-$(CONFIG_SENSORS_IT87) += it87.o
|
||||
+obj-$(CONFIG_SENSORS_JZ4740) += jz4740-hwmon.o
|
||||
obj-$(CONFIG_SENSORS_K8TEMP) += k8temp.o
|
||||
obj-$(CONFIG_SENSORS_K10TEMP) += k10temp.o
|
||||
obj-$(CONFIG_SENSORS_LIS3LV02D) += lis3lv02d.o hp_accel.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/hwmon/jz4740-hwmon.c
|
||||
@@ -0,0 +1,230 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * JZ4740 SoC HWMON driver
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/err.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/mutex.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/slab.h>
|
||||
+
|
||||
+#include <linux/completion.h>
|
||||
+#include <linux/mfd/core.h>
|
||||
+
|
||||
+#include <linux/hwmon.h>
|
||||
+
|
||||
+struct jz4740_hwmon {
|
||||
+ struct resource *mem;
|
||||
+ void __iomem *base;
|
||||
+
|
||||
+ int irq;
|
||||
+
|
||||
+ struct mfd_cell *cell;
|
||||
+ struct device *hwmon;
|
||||
+
|
||||
+ struct completion read_completion;
|
||||
+
|
||||
+ struct mutex lock;
|
||||
+};
|
||||
+
|
||||
+static ssize_t jz4740_hwmon_show_name(struct device *dev,
|
||||
+ struct device_attribute *dev_attr, char *buf)
|
||||
+{
|
||||
+ return sprintf(buf, "jz4740\n");
|
||||
+}
|
||||
+
|
||||
+static irqreturn_t jz4740_hwmon_irq(int irq, void *data)
|
||||
+{
|
||||
+ struct jz4740_hwmon *hwmon = data;
|
||||
+
|
||||
+ complete(&hwmon->read_completion);
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static ssize_t jz4740_hwmon_read_adcin(struct device *dev,
|
||||
+ struct device_attribute *dev_attr, char *buf)
|
||||
+{
|
||||
+ struct jz4740_hwmon *hwmon = dev_get_drvdata(dev);
|
||||
+ struct completion *completion = &hwmon->read_completion;
|
||||
+ unsigned long t;
|
||||
+ unsigned long val;
|
||||
+ int ret;
|
||||
+
|
||||
+ mutex_lock(&hwmon->lock);
|
||||
+
|
||||
+ INIT_COMPLETION(*completion);
|
||||
+
|
||||
+ enable_irq(hwmon->irq);
|
||||
+ hwmon->cell->enable(to_platform_device(dev));
|
||||
+
|
||||
+ t = wait_for_completion_interruptible_timeout(completion, HZ);
|
||||
+
|
||||
+ if (t > 0) {
|
||||
+ val = readw(hwmon->base) & 0xfff;
|
||||
+ val = (val * 3300) >> 12;
|
||||
+ ret = sprintf(buf, "%lu\n", val);
|
||||
+ } else {
|
||||
+ ret = t ? t : -ETIMEDOUT;
|
||||
+ }
|
||||
+
|
||||
+ hwmon->cell->disable(to_platform_device(dev));
|
||||
+ disable_irq(hwmon->irq);
|
||||
+
|
||||
+ mutex_unlock(&hwmon->lock);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static DEVICE_ATTR(name, S_IRUGO, jz4740_hwmon_show_name, NULL);
|
||||
+static DEVICE_ATTR(in0_input, S_IRUGO, jz4740_hwmon_read_adcin, NULL);
|
||||
+
|
||||
+static struct attribute *jz4740_hwmon_attributes[] = {
|
||||
+ &dev_attr_name.attr,
|
||||
+ &dev_attr_in0_input.attr,
|
||||
+ NULL
|
||||
+};
|
||||
+
|
||||
+static const struct attribute_group jz4740_hwmon_attr_group = {
|
||||
+ .attrs = jz4740_hwmon_attributes,
|
||||
+};
|
||||
+
|
||||
+static int __devinit jz4740_hwmon_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct jz4740_hwmon *hwmon;
|
||||
+
|
||||
+ hwmon = kmalloc(sizeof(*hwmon), GFP_KERNEL);
|
||||
+ if (!hwmon) {
|
||||
+ dev_err(&pdev->dev, "Failed to allocate driver structure\n");
|
||||
+ return -ENOMEM;
|
||||
+ }
|
||||
+
|
||||
+ hwmon->cell = pdev->dev.platform_data;
|
||||
+
|
||||
+ hwmon->irq = platform_get_irq(pdev, 0);
|
||||
+ if (hwmon->irq < 0) {
|
||||
+ ret = hwmon->irq;
|
||||
+ dev_err(&pdev->dev, "Failed to get platform irq: %d\n", ret);
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ hwmon->mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
+ if (!hwmon->mem) {
|
||||
+ ret = -ENOENT;
|
||||
+ dev_err(&pdev->dev, "Failed to get platform mmio resource\n");
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ hwmon->mem = request_mem_region(hwmon->mem->start,
|
||||
+ resource_size(hwmon->mem), pdev->name);
|
||||
+ if (!hwmon->mem) {
|
||||
+ ret = -EBUSY;
|
||||
+ dev_err(&pdev->dev, "Failed to request mmio memory region\n");
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ hwmon->base = ioremap_nocache(hwmon->mem->start,
|
||||
+ resource_size(hwmon->mem));
|
||||
+ if (!hwmon->base) {
|
||||
+ ret = -EBUSY;
|
||||
+ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n");
|
||||
+ goto err_release_mem_region;
|
||||
+ }
|
||||
+
|
||||
+ init_completion(&hwmon->read_completion);
|
||||
+ mutex_init(&hwmon->lock);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, hwmon);
|
||||
+
|
||||
+ ret = request_irq(hwmon->irq, jz4740_hwmon_irq, 0, pdev->name, hwmon);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to request irq: %d\n", ret);
|
||||
+ goto err_iounmap;
|
||||
+ }
|
||||
+ disable_irq(hwmon->irq);
|
||||
+
|
||||
+ ret = sysfs_create_group(&pdev->dev.kobj, &jz4740_hwmon_attr_group);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to create sysfs group: %d\n", ret);
|
||||
+ goto err_free_irq;
|
||||
+ }
|
||||
+
|
||||
+ hwmon->hwmon = hwmon_device_register(&pdev->dev);
|
||||
+ if (IS_ERR(hwmon->hwmon)) {
|
||||
+ ret = PTR_ERR(hwmon->hwmon);
|
||||
+ goto err_remove_file;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_remove_file:
|
||||
+ sysfs_remove_group(&pdev->dev.kobj, &jz4740_hwmon_attr_group);
|
||||
+err_free_irq:
|
||||
+ free_irq(hwmon->irq, hwmon);
|
||||
+err_iounmap:
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ iounmap(hwmon->base);
|
||||
+err_release_mem_region:
|
||||
+ release_mem_region(hwmon->mem->start, resource_size(hwmon->mem));
|
||||
+err_free:
|
||||
+ kfree(hwmon);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit jz4740_hwmon_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct jz4740_hwmon *hwmon = platform_get_drvdata(pdev);
|
||||
+
|
||||
+ hwmon_device_unregister(hwmon->hwmon);
|
||||
+ sysfs_remove_group(&pdev->dev.kobj, &jz4740_hwmon_attr_group);
|
||||
+
|
||||
+ free_irq(hwmon->irq, hwmon);
|
||||
+
|
||||
+ iounmap(hwmon->base);
|
||||
+ release_mem_region(hwmon->mem->start, resource_size(hwmon->mem));
|
||||
+
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ kfree(hwmon);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+struct platform_driver jz4740_hwmon_driver = {
|
||||
+ .probe = jz4740_hwmon_probe,
|
||||
+ .remove = __devexit_p(jz4740_hwmon_remove),
|
||||
+ .driver = {
|
||||
+ .name = "jz4740-hwmon",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __init jz4740_hwmon_init(void)
|
||||
+{
|
||||
+ return platform_driver_register(&jz4740_hwmon_driver);
|
||||
+}
|
||||
+module_init(jz4740_hwmon_init);
|
||||
+
|
||||
+static void __exit jz4740_hwmon_exit(void)
|
||||
+{
|
||||
+ platform_driver_unregister(&jz4740_hwmon_driver);
|
||||
+}
|
||||
+module_exit(jz4740_hwmon_exit);
|
||||
+
|
||||
+MODULE_DESCRIPTION("JZ4740 SoC HWMON driver");
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_ALIAS("platform:jz4740-hwmon");
|
522
target/linux/xburst/patches-2.6.35/058-battery.patch
Normal file
522
target/linux/xburst/patches-2.6.35/058-battery.patch
Normal file
@ -0,0 +1,522 @@
|
||||
From a48343043ec8d4095512e9758308ba4c4422151f Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 04:08:29 +0000
|
||||
Subject: [PATCH] POWER: Add JZ4740 battery driver.
|
||||
|
||||
Add support for the battery voltage measurement part of the JZ4740 ADC unit.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Acked-by: Anton Vorontsov <cbouatmailru@gmail.com>
|
||||
Cc: linux-mips@linux-mips.org
|
||||
Cc: linux-kernel@vger.kernel.org
|
||||
Patchwork: https://patchwork.linux-mips.org/patch/1416/
|
||||
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
||||
---
|
||||
drivers/power/Kconfig | 11 +
|
||||
drivers/power/Makefile | 1 +
|
||||
drivers/power/jz4740-battery.c | 445 ++++++++++++++++++++++++++++++++++
|
||||
include/linux/power/jz4740-battery.h | 24 ++
|
||||
4 files changed, 481 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/power/jz4740-battery.c
|
||||
create mode 100644 include/linux/power/jz4740-battery.h
|
||||
|
||||
--- a/drivers/power/Kconfig
|
||||
+++ b/drivers/power/Kconfig
|
||||
@@ -142,4 +142,15 @@ config CHARGER_PCF50633
|
||||
help
|
||||
Say Y to include support for NXP PCF50633 Main Battery Charger.
|
||||
|
||||
+config BATTERY_JZ4740
|
||||
+ tristate "Ingenic JZ4740 battery"
|
||||
+ depends on MACH_JZ4740
|
||||
+ depends on MFD_JZ4740_ADC
|
||||
+ help
|
||||
+ Say Y to enable support for the battery on Ingenic JZ4740 based
|
||||
+ boards.
|
||||
+
|
||||
+ This driver can be build as a module. If so, the module will be
|
||||
+ called jz4740-battery.
|
||||
+
|
||||
endif # POWER_SUPPLY
|
||||
--- a/drivers/power/Makefile
|
||||
+++ b/drivers/power/Makefile
|
||||
@@ -34,3 +34,4 @@ obj-$(CONFIG_BATTERY_DA9030) += da9030_b
|
||||
obj-$(CONFIG_BATTERY_MAX17040) += max17040_battery.o
|
||||
obj-$(CONFIG_BATTERY_Z2) += z2_battery.o
|
||||
obj-$(CONFIG_CHARGER_PCF50633) += pcf50633-charger.o
|
||||
+obj-$(CONFIG_BATTERY_JZ4740) += jz4740-battery.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/power/jz4740-battery.c
|
||||
@@ -0,0 +1,445 @@
|
||||
+/*
|
||||
+ * Battery measurement code for Ingenic JZ SOC.
|
||||
+ *
|
||||
+ * Copyright (C) 2009 Jiejing Zhang <kzjeef@gmail.com>
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * based on tosa_battery.c
|
||||
+ *
|
||||
+ * Copyright (C) 2008 Marek Vasut <marek.vasut@gmail.com>
|
||||
+*
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License version 2 as
|
||||
+ * published by the Free Software Foundation.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/slab.h>
|
||||
+
|
||||
+#include <linux/delay.h>
|
||||
+#include <linux/gpio.h>
|
||||
+#include <linux/mfd/core.h>
|
||||
+#include <linux/power_supply.h>
|
||||
+
|
||||
+#include <linux/power/jz4740-battery.h>
|
||||
+#include <linux/jz4740-adc.h>
|
||||
+
|
||||
+struct jz_battery {
|
||||
+ struct jz_battery_platform_data *pdata;
|
||||
+ struct platform_device *pdev;
|
||||
+
|
||||
+ struct resource *mem;
|
||||
+ void __iomem *base;
|
||||
+
|
||||
+ int irq;
|
||||
+ int charge_irq;
|
||||
+
|
||||
+ struct mfd_cell *cell;
|
||||
+
|
||||
+ int status;
|
||||
+ long voltage;
|
||||
+
|
||||
+ struct completion read_completion;
|
||||
+
|
||||
+ struct power_supply battery;
|
||||
+ struct delayed_work work;
|
||||
+};
|
||||
+
|
||||
+static inline struct jz_battery *psy_to_jz_battery(struct power_supply *psy)
|
||||
+{
|
||||
+ return container_of(psy, struct jz_battery, battery);
|
||||
+}
|
||||
+
|
||||
+static irqreturn_t jz_battery_irq_handler(int irq, void *devid)
|
||||
+{
|
||||
+ struct jz_battery *battery = devid;
|
||||
+
|
||||
+ complete(&battery->read_completion);
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static long jz_battery_read_voltage(struct jz_battery *battery)
|
||||
+{
|
||||
+ unsigned long t;
|
||||
+ unsigned long val;
|
||||
+ long voltage;
|
||||
+
|
||||
+ INIT_COMPLETION(battery->read_completion);
|
||||
+
|
||||
+ enable_irq(battery->irq);
|
||||
+ battery->cell->enable(battery->pdev);
|
||||
+
|
||||
+ t = wait_for_completion_interruptible_timeout(&battery->read_completion,
|
||||
+ HZ);
|
||||
+
|
||||
+ if (t > 0) {
|
||||
+ val = readw(battery->base) & 0xfff;
|
||||
+
|
||||
+ if (battery->pdata->info.voltage_max_design <= 2500000)
|
||||
+ val = (val * 78125UL) >> 7UL;
|
||||
+ else
|
||||
+ val = ((val * 924375UL) >> 9UL) + 33000;
|
||||
+ voltage = (long)val;
|
||||
+ } else {
|
||||
+ voltage = t ? t : -ETIMEDOUT;
|
||||
+ }
|
||||
+
|
||||
+ battery->cell->disable(battery->pdev);
|
||||
+ disable_irq(battery->irq);
|
||||
+
|
||||
+ return voltage;
|
||||
+}
|
||||
+
|
||||
+static int jz_battery_get_capacity(struct power_supply *psy)
|
||||
+{
|
||||
+ struct jz_battery *jz_battery = psy_to_jz_battery(psy);
|
||||
+ struct power_supply_info *info = &jz_battery->pdata->info;
|
||||
+ long voltage;
|
||||
+ int ret;
|
||||
+ int voltage_span;
|
||||
+
|
||||
+ voltage = jz_battery_read_voltage(jz_battery);
|
||||
+
|
||||
+ if (voltage < 0)
|
||||
+ return voltage;
|
||||
+
|
||||
+ voltage_span = info->voltage_max_design - info->voltage_min_design;
|
||||
+ ret = ((voltage - info->voltage_min_design) * 100) / voltage_span;
|
||||
+
|
||||
+ if (ret > 100)
|
||||
+ ret = 100;
|
||||
+ else if (ret < 0)
|
||||
+ ret = 0;
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int jz_battery_get_property(struct power_supply *psy,
|
||||
+ enum power_supply_property psp, union power_supply_propval *val)
|
||||
+{
|
||||
+ struct jz_battery *jz_battery = psy_to_jz_battery(psy);
|
||||
+ struct power_supply_info *info = &jz_battery->pdata->info;
|
||||
+ long voltage;
|
||||
+
|
||||
+ switch (psp) {
|
||||
+ case POWER_SUPPLY_PROP_STATUS:
|
||||
+ val->intval = jz_battery->status;
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_TECHNOLOGY:
|
||||
+ val->intval = jz_battery->pdata->info.technology;
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_HEALTH:
|
||||
+ voltage = jz_battery_read_voltage(jz_battery);
|
||||
+ if (voltage < info->voltage_min_design)
|
||||
+ val->intval = POWER_SUPPLY_HEALTH_DEAD;
|
||||
+ else
|
||||
+ val->intval = POWER_SUPPLY_HEALTH_GOOD;
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_CAPACITY:
|
||||
+ val->intval = jz_battery_get_capacity(psy);
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_VOLTAGE_NOW:
|
||||
+ val->intval = jz_battery_read_voltage(jz_battery);
|
||||
+ if (val->intval < 0)
|
||||
+ return val->intval;
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_VOLTAGE_MAX_DESIGN:
|
||||
+ val->intval = info->voltage_max_design;
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_VOLTAGE_MIN_DESIGN:
|
||||
+ val->intval = info->voltage_min_design;
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_PRESENT:
|
||||
+ val->intval = 1;
|
||||
+ break;
|
||||
+ default:
|
||||
+ return -EINVAL;
|
||||
+ }
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static void jz_battery_external_power_changed(struct power_supply *psy)
|
||||
+{
|
||||
+ struct jz_battery *jz_battery = psy_to_jz_battery(psy);
|
||||
+
|
||||
+ cancel_delayed_work(&jz_battery->work);
|
||||
+ schedule_delayed_work(&jz_battery->work, 0);
|
||||
+}
|
||||
+
|
||||
+static irqreturn_t jz_battery_charge_irq(int irq, void *data)
|
||||
+{
|
||||
+ struct jz_battery *jz_battery = data;
|
||||
+
|
||||
+ cancel_delayed_work(&jz_battery->work);
|
||||
+ schedule_delayed_work(&jz_battery->work, 0);
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static void jz_battery_update(struct jz_battery *jz_battery)
|
||||
+{
|
||||
+ int status;
|
||||
+ long voltage;
|
||||
+ bool has_changed = false;
|
||||
+ int is_charging;
|
||||
+
|
||||
+ if (gpio_is_valid(jz_battery->pdata->gpio_charge)) {
|
||||
+ is_charging = gpio_get_value(jz_battery->pdata->gpio_charge);
|
||||
+ is_charging ^= jz_battery->pdata->gpio_charge_active_low;
|
||||
+ if (is_charging)
|
||||
+ status = POWER_SUPPLY_STATUS_CHARGING;
|
||||
+ else
|
||||
+ status = POWER_SUPPLY_STATUS_NOT_CHARGING;
|
||||
+
|
||||
+ if (status != jz_battery->status) {
|
||||
+ jz_battery->status = status;
|
||||
+ has_changed = true;
|
||||
+ }
|
||||
+ }
|
||||
+
|
||||
+ voltage = jz_battery_read_voltage(jz_battery);
|
||||
+ if (abs(voltage - jz_battery->voltage) < 50000) {
|
||||
+ jz_battery->voltage = voltage;
|
||||
+ has_changed = true;
|
||||
+ }
|
||||
+
|
||||
+ if (has_changed)
|
||||
+ power_supply_changed(&jz_battery->battery);
|
||||
+}
|
||||
+
|
||||
+static enum power_supply_property jz_battery_properties[] = {
|
||||
+ POWER_SUPPLY_PROP_STATUS,
|
||||
+ POWER_SUPPLY_PROP_TECHNOLOGY,
|
||||
+ POWER_SUPPLY_PROP_HEALTH,
|
||||
+ POWER_SUPPLY_PROP_CAPACITY,
|
||||
+ POWER_SUPPLY_PROP_VOLTAGE_NOW,
|
||||
+ POWER_SUPPLY_PROP_VOLTAGE_MAX_DESIGN,
|
||||
+ POWER_SUPPLY_PROP_VOLTAGE_MIN_DESIGN,
|
||||
+ POWER_SUPPLY_PROP_PRESENT,
|
||||
+};
|
||||
+
|
||||
+static void jz_battery_work(struct work_struct *work)
|
||||
+{
|
||||
+ /* Too small interval will increase system workload */
|
||||
+ const int interval = HZ * 30;
|
||||
+ struct jz_battery *jz_battery = container_of(work, struct jz_battery,
|
||||
+ work.work);
|
||||
+
|
||||
+ jz_battery_update(jz_battery);
|
||||
+ schedule_delayed_work(&jz_battery->work, interval);
|
||||
+}
|
||||
+
|
||||
+static int __devinit jz_battery_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ int ret = 0;
|
||||
+ struct jz_battery_platform_data *pdata = pdev->dev.parent->platform_data;
|
||||
+ struct jz_battery *jz_battery;
|
||||
+ struct power_supply *battery;
|
||||
+
|
||||
+ jz_battery = kzalloc(sizeof(*jz_battery), GFP_KERNEL);
|
||||
+ if (!jz_battery) {
|
||||
+ dev_err(&pdev->dev, "Failed to allocate driver structure\n");
|
||||
+ return -ENOMEM;
|
||||
+ }
|
||||
+
|
||||
+ jz_battery->cell = pdev->dev.platform_data;
|
||||
+
|
||||
+ jz_battery->irq = platform_get_irq(pdev, 0);
|
||||
+ if (jz_battery->irq < 0) {
|
||||
+ ret = jz_battery->irq;
|
||||
+ dev_err(&pdev->dev, "Failed to get platform irq: %d\n", ret);
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ jz_battery->mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
+ if (!jz_battery->mem) {
|
||||
+ ret = -ENOENT;
|
||||
+ dev_err(&pdev->dev, "Failed to get platform mmio resource\n");
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ jz_battery->mem = request_mem_region(jz_battery->mem->start,
|
||||
+ resource_size(jz_battery->mem), pdev->name);
|
||||
+ if (!jz_battery->mem) {
|
||||
+ ret = -EBUSY;
|
||||
+ dev_err(&pdev->dev, "Failed to request mmio memory region\n");
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ jz_battery->base = ioremap_nocache(jz_battery->mem->start,
|
||||
+ resource_size(jz_battery->mem));
|
||||
+ if (!jz_battery->base) {
|
||||
+ ret = -EBUSY;
|
||||
+ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n");
|
||||
+ goto err_release_mem_region;
|
||||
+ }
|
||||
+
|
||||
+ battery = &jz_battery->battery;
|
||||
+ battery->name = pdata->info.name;
|
||||
+ battery->type = POWER_SUPPLY_TYPE_BATTERY;
|
||||
+ battery->properties = jz_battery_properties;
|
||||
+ battery->num_properties = ARRAY_SIZE(jz_battery_properties);
|
||||
+ battery->get_property = jz_battery_get_property;
|
||||
+ battery->external_power_changed = jz_battery_external_power_changed;
|
||||
+ battery->use_for_apm = 1;
|
||||
+
|
||||
+ jz_battery->pdata = pdata;
|
||||
+ jz_battery->pdev = pdev;
|
||||
+
|
||||
+ init_completion(&jz_battery->read_completion);
|
||||
+
|
||||
+ INIT_DELAYED_WORK(&jz_battery->work, jz_battery_work);
|
||||
+
|
||||
+ ret = request_irq(jz_battery->irq, jz_battery_irq_handler, 0, pdev->name,
|
||||
+ jz_battery);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to request irq %d\n", ret);
|
||||
+ goto err_iounmap;
|
||||
+ }
|
||||
+ disable_irq(jz_battery->irq);
|
||||
+
|
||||
+ if (gpio_is_valid(pdata->gpio_charge)) {
|
||||
+ ret = gpio_request(pdata->gpio_charge, dev_name(&pdev->dev));
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "charger state gpio request failed.\n");
|
||||
+ goto err_free_irq;
|
||||
+ }
|
||||
+ ret = gpio_direction_input(pdata->gpio_charge);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "charger state gpio set direction failed.\n");
|
||||
+ goto err_free_gpio;
|
||||
+ }
|
||||
+
|
||||
+ jz_battery->charge_irq = gpio_to_irq(pdata->gpio_charge);
|
||||
+
|
||||
+ if (jz_battery->charge_irq >= 0) {
|
||||
+ ret = request_irq(jz_battery->charge_irq,
|
||||
+ jz_battery_charge_irq,
|
||||
+ IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
|
||||
+ dev_name(&pdev->dev), jz_battery);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to request charge irq: %d\n", ret);
|
||||
+ goto err_free_gpio;
|
||||
+ }
|
||||
+ }
|
||||
+ } else {
|
||||
+ jz_battery->charge_irq = -1;
|
||||
+ }
|
||||
+
|
||||
+ if (jz_battery->pdata->info.voltage_max_design <= 2500000)
|
||||
+ jz4740_adc_set_config(pdev->dev.parent, JZ_ADC_CONFIG_BAT_MB,
|
||||
+ JZ_ADC_CONFIG_BAT_MB);
|
||||
+ else
|
||||
+ jz4740_adc_set_config(pdev->dev.parent, JZ_ADC_CONFIG_BAT_MB, 0);
|
||||
+
|
||||
+ ret = power_supply_register(&pdev->dev, &jz_battery->battery);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "power supply battery register failed.\n");
|
||||
+ goto err_free_charge_irq;
|
||||
+ }
|
||||
+
|
||||
+ platform_set_drvdata(pdev, jz_battery);
|
||||
+ schedule_delayed_work(&jz_battery->work, 0);
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_free_charge_irq:
|
||||
+ if (jz_battery->charge_irq >= 0)
|
||||
+ free_irq(jz_battery->charge_irq, jz_battery);
|
||||
+err_free_gpio:
|
||||
+ if (gpio_is_valid(pdata->gpio_charge))
|
||||
+ gpio_free(jz_battery->pdata->gpio_charge);
|
||||
+err_free_irq:
|
||||
+ free_irq(jz_battery->irq, jz_battery);
|
||||
+err_iounmap:
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ iounmap(jz_battery->base);
|
||||
+err_release_mem_region:
|
||||
+ release_mem_region(jz_battery->mem->start, resource_size(jz_battery->mem));
|
||||
+err_free:
|
||||
+ kfree(jz_battery);
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit jz_battery_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct jz_battery *jz_battery = platform_get_drvdata(pdev);
|
||||
+
|
||||
+ cancel_delayed_work_sync(&jz_battery->work);
|
||||
+
|
||||
+ if (gpio_is_valid(jz_battery->pdata->gpio_charge)) {
|
||||
+ if (jz_battery->charge_irq >= 0)
|
||||
+ free_irq(jz_battery->charge_irq, jz_battery);
|
||||
+ gpio_free(jz_battery->pdata->gpio_charge);
|
||||
+ }
|
||||
+
|
||||
+ power_supply_unregister(&jz_battery->battery);
|
||||
+
|
||||
+ free_irq(jz_battery->irq, jz_battery);
|
||||
+
|
||||
+ iounmap(jz_battery->base);
|
||||
+ release_mem_region(jz_battery->mem->start, resource_size(jz_battery->mem));
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+#ifdef CONFIG_PM
|
||||
+static int jz_battery_suspend(struct device *dev)
|
||||
+{
|
||||
+ struct jz_battery *jz_battery = dev_get_drvdata(dev);
|
||||
+
|
||||
+ cancel_delayed_work_sync(&jz_battery->work);
|
||||
+ jz_battery->status = POWER_SUPPLY_STATUS_UNKNOWN;
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int jz_battery_resume(struct device *dev)
|
||||
+{
|
||||
+ struct jz_battery *jz_battery = dev_get_drvdata(dev);
|
||||
+
|
||||
+ schedule_delayed_work(&jz_battery->work, 0);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static const struct dev_pm_ops jz_battery_pm_ops = {
|
||||
+ .suspend = jz_battery_suspend,
|
||||
+ .resume = jz_battery_resume,
|
||||
+};
|
||||
+
|
||||
+#define JZ_BATTERY_PM_OPS (&jz_battery_pm_ops)
|
||||
+#else
|
||||
+#define JZ_BATTERY_PM_OPS NULL
|
||||
+#endif
|
||||
+
|
||||
+static struct platform_driver jz_battery_driver = {
|
||||
+ .probe = jz_battery_probe,
|
||||
+ .remove = __devexit_p(jz_battery_remove),
|
||||
+ .driver = {
|
||||
+ .name = "jz4740-battery",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ .pm = JZ_BATTERY_PM_OPS,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __init jz_battery_init(void)
|
||||
+{
|
||||
+ return platform_driver_register(&jz_battery_driver);
|
||||
+}
|
||||
+module_init(jz_battery_init);
|
||||
+
|
||||
+static void __exit jz_battery_exit(void)
|
||||
+{
|
||||
+ platform_driver_unregister(&jz_battery_driver);
|
||||
+}
|
||||
+module_exit(jz_battery_exit);
|
||||
+
|
||||
+MODULE_ALIAS("platform:jz4740-battery");
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_DESCRIPTION("JZ4740 SoC battery driver");
|
||||
--- /dev/null
|
||||
+++ b/include/linux/power/jz4740-battery.h
|
||||
@@ -0,0 +1,24 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009, Jiejing Zhang <kzjeef@gmail.com>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __JZ4740_BATTERY_H
|
||||
+#define __JZ4740_BATTERY_H
|
||||
+
|
||||
+struct jz_battery_platform_data {
|
||||
+ struct power_supply_info info;
|
||||
+ int gpio_charge; /* GPIO port of Charger state */
|
||||
+ int gpio_charge_active_low;
|
||||
+};
|
||||
+
|
||||
+#endif
|
594
target/linux/xburst/patches-2.6.35/060-jzcodec.patch
Normal file
594
target/linux/xburst/patches-2.6.35/060-jzcodec.patch
Normal file
@ -0,0 +1,594 @@
|
||||
From 382d2274cfd8fc22064a33681e45668cfb6f91ad Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sun, 1 Aug 2010 21:14:09 +0200
|
||||
Subject: [PATCH] ASoC: Add JZ4740 codec driver
|
||||
|
||||
This patch adds support for the JZ4740 internal codec.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Acked-by: Liam Girdwood <lrg@slimlogic.co.uk>
|
||||
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
|
||||
---
|
||||
sound/soc/codecs/Kconfig | 4 +
|
||||
sound/soc/codecs/Makefile | 2 +
|
||||
sound/soc/codecs/jz4740.c | 511 +++++++++++++++++++++++++++++++++++++++++++++
|
||||
sound/soc/codecs/jz4740.h | 20 ++
|
||||
4 files changed, 537 insertions(+), 0 deletions(-)
|
||||
create mode 100644 sound/soc/codecs/jz4740.c
|
||||
create mode 100644 sound/soc/codecs/jz4740.h
|
||||
|
||||
--- a/sound/soc/codecs/Kconfig
|
||||
+++ b/sound/soc/codecs/Kconfig
|
||||
@@ -23,6 +23,7 @@ config SND_SOC_ALL_CODECS
|
||||
select SND_SOC_AK4671 if I2C
|
||||
select SND_SOC_CQ0093VC if MFD_DAVINCI_VOICECODEC
|
||||
select SND_SOC_CS4270 if I2C
|
||||
+ select SND_SOC_JZ4740 if SOC_JZ4740
|
||||
select SND_SOC_MAX9877 if I2C
|
||||
select SND_SOC_DA7210 if I2C
|
||||
select SND_SOC_PCM3008
|
||||
@@ -138,6 +139,9 @@ config SND_SOC_CS4270_VD33_ERRATA
|
||||
config SND_SOC_CX20442
|
||||
tristate
|
||||
|
||||
+config SND_SOC_JZ4740_CODEC
|
||||
+ tristate
|
||||
+
|
||||
config SND_SOC_L3
|
||||
tristate
|
||||
|
||||
--- a/sound/soc/codecs/Makefile
|
||||
+++ b/sound/soc/codecs/Makefile
|
||||
@@ -56,6 +56,7 @@ snd-soc-wm9705-objs := wm9705.o
|
||||
snd-soc-wm9712-objs := wm9712.o
|
||||
snd-soc-wm9713-objs := wm9713.o
|
||||
snd-soc-wm-hubs-objs := wm_hubs.o
|
||||
+snd-soc-jz4740-codec-objs := jz4740.o
|
||||
|
||||
# Amp
|
||||
snd-soc-max9877-objs := max9877.o
|
||||
@@ -78,6 +79,7 @@ obj-$(CONFIG_SND_SOC_CS4270) += snd-soc-
|
||||
obj-$(CONFIG_SND_SOC_CX20442) += snd-soc-cx20442.o
|
||||
obj-$(CONFIG_SND_SOC_DA7210) += snd-soc-da7210.o
|
||||
obj-$(CONFIG_SND_SOC_L3) += snd-soc-l3.o
|
||||
+obj-$(CONFIG_SND_SOC_JZ4740_CODEC) += snd-soc-jz4740-codec.o
|
||||
obj-$(CONFIG_SND_SOC_PCM3008) += snd-soc-pcm3008.o
|
||||
obj-$(CONFIG_SND_SOC_SPDIF) += snd-soc-spdif.o
|
||||
obj-$(CONFIG_SND_SOC_SSM2602) += snd-soc-ssm2602.o
|
||||
--- /dev/null
|
||||
+++ b/sound/soc/codecs/jz4740.c
|
||||
@@ -0,0 +1,511 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License version 2 as
|
||||
+ * published by the Free Software Foundation.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/slab.h>
|
||||
+
|
||||
+#include <linux/delay.h>
|
||||
+
|
||||
+#include <sound/core.h>
|
||||
+#include <sound/pcm.h>
|
||||
+#include <sound/pcm_params.h>
|
||||
+#include <sound/initval.h>
|
||||
+#include <sound/soc-dapm.h>
|
||||
+#include <sound/soc.h>
|
||||
+
|
||||
+#define JZ4740_REG_CODEC_1 0x0
|
||||
+#define JZ4740_REG_CODEC_2 0x1
|
||||
+
|
||||
+#define JZ4740_CODEC_1_LINE_ENABLE BIT(29)
|
||||
+#define JZ4740_CODEC_1_MIC_ENABLE BIT(28)
|
||||
+#define JZ4740_CODEC_1_SW1_ENABLE BIT(27)
|
||||
+#define JZ4740_CODEC_1_ADC_ENABLE BIT(26)
|
||||
+#define JZ4740_CODEC_1_SW2_ENABLE BIT(25)
|
||||
+#define JZ4740_CODEC_1_DAC_ENABLE BIT(24)
|
||||
+#define JZ4740_CODEC_1_VREF_DISABLE BIT(20)
|
||||
+#define JZ4740_CODEC_1_VREF_AMP_DISABLE BIT(19)
|
||||
+#define JZ4740_CODEC_1_VREF_PULLDOWN BIT(18)
|
||||
+#define JZ4740_CODEC_1_VREF_LOW_CURRENT BIT(17)
|
||||
+#define JZ4740_CODEC_1_VREF_HIGH_CURRENT BIT(16)
|
||||
+#define JZ4740_CODEC_1_HEADPHONE_DISABLE BIT(14)
|
||||
+#define JZ4740_CODEC_1_HEADPHONE_AMP_CHANGE_ANY BIT(13)
|
||||
+#define JZ4740_CODEC_1_HEADPHONE_CHARGE BIT(12)
|
||||
+#define JZ4740_CODEC_1_HEADPHONE_PULLDOWN (BIT(11) | BIT(10))
|
||||
+#define JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M BIT(9)
|
||||
+#define JZ4740_CODEC_1_HEADPHONE_POWERDOWN BIT(8)
|
||||
+#define JZ4740_CODEC_1_SUSPEND BIT(1)
|
||||
+#define JZ4740_CODEC_1_RESET BIT(0)
|
||||
+
|
||||
+#define JZ4740_CODEC_1_LINE_ENABLE_OFFSET 29
|
||||
+#define JZ4740_CODEC_1_MIC_ENABLE_OFFSET 28
|
||||
+#define JZ4740_CODEC_1_SW1_ENABLE_OFFSET 27
|
||||
+#define JZ4740_CODEC_1_ADC_ENABLE_OFFSET 26
|
||||
+#define JZ4740_CODEC_1_SW2_ENABLE_OFFSET 25
|
||||
+#define JZ4740_CODEC_1_DAC_ENABLE_OFFSET 24
|
||||
+#define JZ4740_CODEC_1_HEADPHONE_DISABLE_OFFSET 14
|
||||
+#define JZ4740_CODEC_1_HEADPHONE_POWERDOWN_OFFSET 8
|
||||
+
|
||||
+#define JZ4740_CODEC_2_INPUT_VOLUME_MASK 0x1f0000
|
||||
+#define JZ4740_CODEC_2_SAMPLE_RATE_MASK 0x000f00
|
||||
+#define JZ4740_CODEC_2_MIC_BOOST_GAIN_MASK 0x000030
|
||||
+#define JZ4740_CODEC_2_HEADPHONE_VOLUME_MASK 0x000003
|
||||
+
|
||||
+#define JZ4740_CODEC_2_INPUT_VOLUME_OFFSET 16
|
||||
+#define JZ4740_CODEC_2_SAMPLE_RATE_OFFSET 8
|
||||
+#define JZ4740_CODEC_2_MIC_BOOST_GAIN_OFFSET 4
|
||||
+#define JZ4740_CODEC_2_HEADPHONE_VOLUME_OFFSET 0
|
||||
+
|
||||
+static const uint32_t jz4740_codec_regs[] = {
|
||||
+ 0x021b2302, 0x00170803,
|
||||
+};
|
||||
+
|
||||
+struct jz4740_codec {
|
||||
+ void __iomem *base;
|
||||
+ struct resource *mem;
|
||||
+
|
||||
+ uint32_t reg_cache[2];
|
||||
+ struct snd_soc_codec codec;
|
||||
+};
|
||||
+
|
||||
+static inline struct jz4740_codec *codec_to_jz4740(struct snd_soc_codec *codec)
|
||||
+{
|
||||
+ return container_of(codec, struct jz4740_codec, codec);
|
||||
+}
|
||||
+
|
||||
+static unsigned int jz4740_codec_read(struct snd_soc_codec *codec,
|
||||
+ unsigned int reg)
|
||||
+{
|
||||
+ struct jz4740_codec *jz4740_codec = codec_to_jz4740(codec);
|
||||
+ return readl(jz4740_codec->base + (reg << 2));
|
||||
+}
|
||||
+
|
||||
+static int jz4740_codec_write(struct snd_soc_codec *codec, unsigned int reg,
|
||||
+ unsigned int val)
|
||||
+{
|
||||
+ struct jz4740_codec *jz4740_codec = codec_to_jz4740(codec);
|
||||
+
|
||||
+ jz4740_codec->reg_cache[reg] = val;
|
||||
+ writel(val, jz4740_codec->base + (reg << 2));
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static const struct snd_kcontrol_new jz4740_codec_controls[] = {
|
||||
+ SOC_SINGLE("Master Playback Volume", JZ4740_REG_CODEC_2,
|
||||
+ JZ4740_CODEC_2_HEADPHONE_VOLUME_OFFSET, 3, 0),
|
||||
+ SOC_SINGLE("Master Capture Volume", JZ4740_REG_CODEC_2,
|
||||
+ JZ4740_CODEC_2_INPUT_VOLUME_OFFSET, 31, 0),
|
||||
+ SOC_SINGLE("Master Playback Switch", JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_HEADPHONE_DISABLE_OFFSET, 1, 1),
|
||||
+ SOC_SINGLE("Mic Capture Volume", JZ4740_REG_CODEC_2,
|
||||
+ JZ4740_CODEC_2_MIC_BOOST_GAIN_OFFSET, 3, 0),
|
||||
+};
|
||||
+
|
||||
+static const struct snd_kcontrol_new jz4740_codec_output_controls[] = {
|
||||
+ SOC_DAPM_SINGLE("Bypass Switch", JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_SW1_ENABLE_OFFSET, 1, 0),
|
||||
+ SOC_DAPM_SINGLE("DAC Switch", JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_SW2_ENABLE_OFFSET, 1, 0),
|
||||
+};
|
||||
+
|
||||
+static const struct snd_kcontrol_new jz4740_codec_input_controls[] = {
|
||||
+ SOC_DAPM_SINGLE("Line Capture Switch", JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_LINE_ENABLE_OFFSET, 1, 0),
|
||||
+ SOC_DAPM_SINGLE("Mic Capture Switch", JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_MIC_ENABLE_OFFSET, 1, 0),
|
||||
+};
|
||||
+
|
||||
+static const struct snd_soc_dapm_widget jz4740_codec_dapm_widgets[] = {
|
||||
+ SND_SOC_DAPM_ADC("ADC", "Capture", JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_ADC_ENABLE_OFFSET, 0),
|
||||
+ SND_SOC_DAPM_DAC("DAC", "Playback", JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_DAC_ENABLE_OFFSET, 0),
|
||||
+
|
||||
+ SND_SOC_DAPM_MIXER("Output Mixer", JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_HEADPHONE_POWERDOWN_OFFSET, 1,
|
||||
+ jz4740_codec_output_controls,
|
||||
+ ARRAY_SIZE(jz4740_codec_output_controls)),
|
||||
+
|
||||
+ SND_SOC_DAPM_MIXER_NAMED_CTL("Input Mixer", SND_SOC_NOPM, 0, 0,
|
||||
+ jz4740_codec_input_controls,
|
||||
+ ARRAY_SIZE(jz4740_codec_input_controls)),
|
||||
+ SND_SOC_DAPM_MIXER("Line Input", SND_SOC_NOPM, 0, 0, NULL, 0),
|
||||
+
|
||||
+ SND_SOC_DAPM_OUTPUT("LOUT"),
|
||||
+ SND_SOC_DAPM_OUTPUT("ROUT"),
|
||||
+
|
||||
+ SND_SOC_DAPM_INPUT("MIC"),
|
||||
+ SND_SOC_DAPM_INPUT("LIN"),
|
||||
+ SND_SOC_DAPM_INPUT("RIN"),
|
||||
+};
|
||||
+
|
||||
+static const struct snd_soc_dapm_route jz4740_codec_dapm_routes[] = {
|
||||
+ {"Line Input", NULL, "LIN"},
|
||||
+ {"Line Input", NULL, "RIN"},
|
||||
+
|
||||
+ {"Input Mixer", "Line Capture Switch", "Line Input"},
|
||||
+ {"Input Mixer", "Mic Capture Switch", "MIC"},
|
||||
+
|
||||
+ {"ADC", NULL, "Input Mixer"},
|
||||
+
|
||||
+ {"Output Mixer", "Bypass Switch", "Input Mixer"},
|
||||
+ {"Output Mixer", "DAC Switch", "DAC"},
|
||||
+
|
||||
+ {"LOUT", NULL, "Output Mixer"},
|
||||
+ {"ROUT", NULL, "Output Mixer"},
|
||||
+};
|
||||
+
|
||||
+static int jz4740_codec_hw_params(struct snd_pcm_substream *substream,
|
||||
+ struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
|
||||
+{
|
||||
+ uint32_t val;
|
||||
+ struct snd_soc_pcm_runtime *rtd = substream->private_data;
|
||||
+ struct snd_soc_device *socdev = rtd->socdev;
|
||||
+ struct snd_soc_codec *codec = socdev->card->codec;
|
||||
+
|
||||
+ switch (params_rate(params)) {
|
||||
+ case 8000:
|
||||
+ val = 0;
|
||||
+ break;
|
||||
+ case 11025:
|
||||
+ val = 1;
|
||||
+ break;
|
||||
+ case 12000:
|
||||
+ val = 2;
|
||||
+ break;
|
||||
+ case 16000:
|
||||
+ val = 3;
|
||||
+ break;
|
||||
+ case 22050:
|
||||
+ val = 4;
|
||||
+ break;
|
||||
+ case 24000:
|
||||
+ val = 5;
|
||||
+ break;
|
||||
+ case 32000:
|
||||
+ val = 6;
|
||||
+ break;
|
||||
+ case 44100:
|
||||
+ val = 7;
|
||||
+ break;
|
||||
+ case 48000:
|
||||
+ val = 8;
|
||||
+ break;
|
||||
+ default:
|
||||
+ return -EINVAL;
|
||||
+ }
|
||||
+
|
||||
+ val <<= JZ4740_CODEC_2_SAMPLE_RATE_OFFSET;
|
||||
+
|
||||
+ snd_soc_update_bits(codec, JZ4740_REG_CODEC_2,
|
||||
+ JZ4740_CODEC_2_SAMPLE_RATE_MASK, val);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct snd_soc_dai_ops jz4740_codec_dai_ops = {
|
||||
+ .hw_params = jz4740_codec_hw_params,
|
||||
+};
|
||||
+
|
||||
+struct snd_soc_dai jz4740_codec_dai = {
|
||||
+ .name = "jz4740",
|
||||
+ .playback = {
|
||||
+ .stream_name = "Playback",
|
||||
+ .channels_min = 2,
|
||||
+ .channels_max = 2,
|
||||
+ .rates = SNDRV_PCM_RATE_8000_48000,
|
||||
+ .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8,
|
||||
+ },
|
||||
+ .capture = {
|
||||
+ .stream_name = "Capture",
|
||||
+ .channels_min = 2,
|
||||
+ .channels_max = 2,
|
||||
+ .rates = SNDRV_PCM_RATE_8000_48000,
|
||||
+ .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8,
|
||||
+ },
|
||||
+ .ops = &jz4740_codec_dai_ops,
|
||||
+ .symmetric_rates = 1,
|
||||
+};
|
||||
+EXPORT_SYMBOL_GPL(jz4740_codec_dai);
|
||||
+
|
||||
+static void jz4740_codec_wakeup(struct snd_soc_codec *codec)
|
||||
+{
|
||||
+ int i;
|
||||
+ uint32_t *cache = codec->reg_cache;
|
||||
+
|
||||
+ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_RESET, JZ4740_CODEC_1_RESET);
|
||||
+ udelay(2);
|
||||
+
|
||||
+ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_SUSPEND | JZ4740_CODEC_1_RESET, 0);
|
||||
+
|
||||
+ for (i = 0; i < ARRAY_SIZE(jz4740_codec_regs); ++i)
|
||||
+ jz4740_codec_write(codec, i, cache[i]);
|
||||
+}
|
||||
+
|
||||
+static int jz4740_codec_set_bias_level(struct snd_soc_codec *codec,
|
||||
+ enum snd_soc_bias_level level)
|
||||
+{
|
||||
+ unsigned int mask;
|
||||
+ unsigned int value;
|
||||
+
|
||||
+ switch (level) {
|
||||
+ case SND_SOC_BIAS_ON:
|
||||
+ break;
|
||||
+ case SND_SOC_BIAS_PREPARE:
|
||||
+ mask = JZ4740_CODEC_1_VREF_DISABLE |
|
||||
+ JZ4740_CODEC_1_VREF_AMP_DISABLE |
|
||||
+ JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M;
|
||||
+ value = 0;
|
||||
+
|
||||
+ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1, mask, value);
|
||||
+ break;
|
||||
+ case SND_SOC_BIAS_STANDBY:
|
||||
+ /* The only way to clear the suspend flag is to reset the codec */
|
||||
+ if (codec->bias_level == SND_SOC_BIAS_OFF)
|
||||
+ jz4740_codec_wakeup(codec);
|
||||
+
|
||||
+ mask = JZ4740_CODEC_1_VREF_DISABLE |
|
||||
+ JZ4740_CODEC_1_VREF_AMP_DISABLE |
|
||||
+ JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M;
|
||||
+ value = JZ4740_CODEC_1_VREF_DISABLE |
|
||||
+ JZ4740_CODEC_1_VREF_AMP_DISABLE |
|
||||
+ JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M;
|
||||
+
|
||||
+ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1, mask, value);
|
||||
+ break;
|
||||
+ case SND_SOC_BIAS_OFF:
|
||||
+ mask = JZ4740_CODEC_1_SUSPEND;
|
||||
+ value = JZ4740_CODEC_1_SUSPEND;
|
||||
+
|
||||
+ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1, mask, value);
|
||||
+ break;
|
||||
+ default:
|
||||
+ break;
|
||||
+ }
|
||||
+
|
||||
+ codec->bias_level = level;
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct snd_soc_codec *jz4740_codec_codec;
|
||||
+
|
||||
+static int jz4740_codec_dev_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct snd_soc_device *socdev = platform_get_drvdata(pdev);
|
||||
+ struct snd_soc_codec *codec = jz4740_codec_codec;
|
||||
+
|
||||
+ BUG_ON(!codec);
|
||||
+
|
||||
+ socdev->card->codec = codec;
|
||||
+
|
||||
+ ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to create pcms: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ snd_soc_add_controls(codec, jz4740_codec_controls,
|
||||
+ ARRAY_SIZE(jz4740_codec_controls));
|
||||
+
|
||||
+ snd_soc_dapm_new_controls(codec, jz4740_codec_dapm_widgets,
|
||||
+ ARRAY_SIZE(jz4740_codec_dapm_widgets));
|
||||
+
|
||||
+ snd_soc_dapm_add_routes(codec, jz4740_codec_dapm_routes,
|
||||
+ ARRAY_SIZE(jz4740_codec_dapm_routes));
|
||||
+
|
||||
+ snd_soc_dapm_new_widgets(codec);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int jz4740_codec_dev_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct snd_soc_device *socdev = platform_get_drvdata(pdev);
|
||||
+
|
||||
+ snd_soc_free_pcms(socdev);
|
||||
+ snd_soc_dapm_free(socdev);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+#ifdef CONFIG_PM_SLEEP
|
||||
+
|
||||
+static int jz4740_codec_suspend(struct platform_device *pdev, pm_message_t state)
|
||||
+{
|
||||
+ struct snd_soc_device *socdev = platform_get_drvdata(pdev);
|
||||
+ struct snd_soc_codec *codec = socdev->card->codec;
|
||||
+
|
||||
+ return jz4740_codec_set_bias_level(codec, SND_SOC_BIAS_OFF);
|
||||
+}
|
||||
+
|
||||
+static int jz4740_codec_resume(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct snd_soc_device *socdev = platform_get_drvdata(pdev);
|
||||
+ struct snd_soc_codec *codec = socdev->card->codec;
|
||||
+
|
||||
+ return jz4740_codec_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
|
||||
+}
|
||||
+
|
||||
+#else
|
||||
+#define jz4740_codec_suspend NULL
|
||||
+#define jz4740_codec_resume NULL
|
||||
+#endif
|
||||
+
|
||||
+struct snd_soc_codec_device soc_codec_dev_jz4740_codec = {
|
||||
+ .probe = jz4740_codec_dev_probe,
|
||||
+ .remove = jz4740_codec_dev_remove,
|
||||
+ .suspend = jz4740_codec_suspend,
|
||||
+ .resume = jz4740_codec_resume,
|
||||
+};
|
||||
+EXPORT_SYMBOL_GPL(soc_codec_dev_jz4740_codec);
|
||||
+
|
||||
+static int __devinit jz4740_codec_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct jz4740_codec *jz4740_codec;
|
||||
+ struct snd_soc_codec *codec;
|
||||
+ struct resource *mem;
|
||||
+
|
||||
+ jz4740_codec = kzalloc(sizeof(*jz4740_codec), GFP_KERNEL);
|
||||
+ if (!jz4740_codec)
|
||||
+ return -ENOMEM;
|
||||
+
|
||||
+ mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
+ if (!mem) {
|
||||
+ dev_err(&pdev->dev, "Failed to get mmio memory resource\n");
|
||||
+ ret = -ENOENT;
|
||||
+ goto err_free_codec;
|
||||
+ }
|
||||
+
|
||||
+ mem = request_mem_region(mem->start, resource_size(mem), pdev->name);
|
||||
+ if (!mem) {
|
||||
+ dev_err(&pdev->dev, "Failed to request mmio memory region\n");
|
||||
+ ret = -EBUSY;
|
||||
+ goto err_free_codec;
|
||||
+ }
|
||||
+
|
||||
+ jz4740_codec->base = ioremap(mem->start, resource_size(mem));
|
||||
+ if (!jz4740_codec->base) {
|
||||
+ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n");
|
||||
+ ret = -EBUSY;
|
||||
+ goto err_release_mem_region;
|
||||
+ }
|
||||
+ jz4740_codec->mem = mem;
|
||||
+
|
||||
+ jz4740_codec_dai.dev = &pdev->dev;
|
||||
+
|
||||
+ codec = &jz4740_codec->codec;
|
||||
+
|
||||
+ codec->dev = &pdev->dev;
|
||||
+ codec->name = "jz4740";
|
||||
+ codec->owner = THIS_MODULE;
|
||||
+
|
||||
+ codec->read = jz4740_codec_read;
|
||||
+ codec->write = jz4740_codec_write;
|
||||
+ codec->set_bias_level = jz4740_codec_set_bias_level;
|
||||
+ codec->bias_level = SND_SOC_BIAS_OFF;
|
||||
+
|
||||
+ codec->dai = &jz4740_codec_dai;
|
||||
+ codec->num_dai = 1;
|
||||
+
|
||||
+ codec->reg_cache = jz4740_codec->reg_cache;
|
||||
+ codec->reg_cache_size = 2;
|
||||
+ memcpy(codec->reg_cache, jz4740_codec_regs, sizeof(jz4740_codec_regs));
|
||||
+
|
||||
+ mutex_init(&codec->mutex);
|
||||
+ INIT_LIST_HEAD(&codec->dapm_widgets);
|
||||
+ INIT_LIST_HEAD(&codec->dapm_paths);
|
||||
+
|
||||
+ jz4740_codec_codec = codec;
|
||||
+
|
||||
+ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1,
|
||||
+ JZ4740_CODEC_1_SW2_ENABLE, JZ4740_CODEC_1_SW2_ENABLE);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, jz4740_codec);
|
||||
+
|
||||
+ ret = snd_soc_register_codec(codec);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to register codec\n");
|
||||
+ goto err_iounmap;
|
||||
+ }
|
||||
+
|
||||
+ ret = snd_soc_register_dai(&jz4740_codec_dai);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to register codec dai\n");
|
||||
+ goto err_unregister_codec;
|
||||
+ }
|
||||
+
|
||||
+ jz4740_codec_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_unregister_codec:
|
||||
+ snd_soc_unregister_codec(codec);
|
||||
+err_iounmap:
|
||||
+ iounmap(jz4740_codec->base);
|
||||
+err_release_mem_region:
|
||||
+ release_mem_region(mem->start, resource_size(mem));
|
||||
+err_free_codec:
|
||||
+ kfree(jz4740_codec);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit jz4740_codec_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct jz4740_codec *jz4740_codec = platform_get_drvdata(pdev);
|
||||
+ struct resource *mem = jz4740_codec->mem;
|
||||
+
|
||||
+ snd_soc_unregister_dai(&jz4740_codec_dai);
|
||||
+ snd_soc_unregister_codec(&jz4740_codec->codec);
|
||||
+
|
||||
+ iounmap(jz4740_codec->base);
|
||||
+ release_mem_region(mem->start, resource_size(mem));
|
||||
+
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ kfree(jz4740_codec);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct platform_driver jz4740_codec_driver = {
|
||||
+ .probe = jz4740_codec_probe,
|
||||
+ .remove = __devexit_p(jz4740_codec_remove),
|
||||
+ .driver = {
|
||||
+ .name = "jz4740-codec",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __init jz4740_codec_init(void)
|
||||
+{
|
||||
+ return platform_driver_register(&jz4740_codec_driver);
|
||||
+}
|
||||
+module_init(jz4740_codec_init);
|
||||
+
|
||||
+static void __exit jz4740_codec_exit(void)
|
||||
+{
|
||||
+ platform_driver_unregister(&jz4740_codec_driver);
|
||||
+}
|
||||
+module_exit(jz4740_codec_exit);
|
||||
+
|
||||
+MODULE_DESCRIPTION("JZ4740 SoC internal codec driver");
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_LICENSE("GPL v2");
|
||||
+MODULE_ALIAS("platform:jz4740-codec");
|
||||
--- /dev/null
|
||||
+++ b/sound/soc/codecs/jz4740.h
|
||||
@@ -0,0 +1,20 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License version 2 as
|
||||
+ * published by the Free Software Foundation.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __SND_SOC_CODECS_JZ4740_CODEC_H__
|
||||
+#define __SND_SOC_CODECS_JZ4740_CODEC_H__
|
||||
+
|
||||
+extern struct snd_soc_dai jz4740_codec_dai;
|
||||
+extern struct snd_soc_codec_device soc_codec_dev_jz4740_codec;
|
||||
+
|
||||
+#endif
|
1038
target/linux/xburst/patches-2.6.35/061-asoc.patch
Normal file
1038
target/linux/xburst/patches-2.6.35/061-asoc.patch
Normal file
File diff suppressed because it is too large
Load Diff
211
target/linux/xburst/patches-2.6.35/065-qi_lb60-sound.patch
Normal file
211
target/linux/xburst/patches-2.6.35/065-qi_lb60-sound.patch
Normal file
@ -0,0 +1,211 @@
|
||||
From 498365d473a863fdfceff28315ce8561752bc356 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 19 Jun 2010 16:52:51 +0200
|
||||
Subject: [PATCH] ASoC: JZ4740: Add qi_lb60 board driver
|
||||
|
||||
This patch adds ASoC support for the qi_lb60 board.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Acked-by: Liam Girdwood <lrg@slimlogic.co.uk>
|
||||
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
|
||||
---
|
||||
sound/soc/jz4740/Kconfig | 9 +++
|
||||
sound/soc/jz4740/Makefile | 4 +
|
||||
sound/soc/jz4740/qi_lb60.c | 166 ++++++++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 179 insertions(+), 0 deletions(-)
|
||||
create mode 100644 sound/soc/jz4740/qi_lb60.c
|
||||
|
||||
--- a/sound/soc/jz4740/Kconfig
|
||||
+++ b/sound/soc/jz4740/Kconfig
|
||||
@@ -12,3 +12,12 @@ config SND_JZ4740_SOC_I2S
|
||||
help
|
||||
Say Y if you want to use I2S protocol and I2S codec on Ingenic JZ4740
|
||||
based boards.
|
||||
+
|
||||
+config SND_JZ4740_SOC_QI_LB60
|
||||
+ tristate "SoC Audio support for Qi LB60"
|
||||
+ depends on SND_JZ4740_SOC && JZ4740_QI_LB60
|
||||
+ select SND_JZ4740_SOC_I2S
|
||||
+ select SND_SOC_JZ4740_CODEC
|
||||
+ help
|
||||
+ Say Y if you want to add support for ASoC audio on the Qi LB60 board
|
||||
+ a.k.a Qi Ben NanoNote.
|
||||
--- a/sound/soc/jz4740/Makefile
|
||||
+++ b/sound/soc/jz4740/Makefile
|
||||
@@ -7,3 +7,7 @@ snd-soc-jz4740-i2s-objs := jz4740-i2s.o
|
||||
obj-$(CONFIG_SND_JZ4740_SOC) += snd-soc-jz4740.o
|
||||
obj-$(CONFIG_SND_JZ4740_SOC_I2S) += snd-soc-jz4740-i2s.o
|
||||
|
||||
+# Jz4740 Machine Support
|
||||
+snd-soc-qi-lb60-objs := qi_lb60.o
|
||||
+
|
||||
+obj-$(CONFIG_SND_JZ4740_SOC_QI_LB60) += snd-soc-qi-lb60.o
|
||||
--- /dev/null
|
||||
+++ b/sound/soc/jz4740/qi_lb60.c
|
||||
@@ -0,0 +1,166 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License version 2 as
|
||||
+ * published by the Free Software Foundation.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/moduleparam.h>
|
||||
+#include <linux/timer.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <sound/core.h>
|
||||
+#include <sound/pcm.h>
|
||||
+#include <sound/soc.h>
|
||||
+#include <sound/soc-dapm.h>
|
||||
+#include <linux/gpio.h>
|
||||
+
|
||||
+#include "../codecs/jz4740.h"
|
||||
+#include "jz4740-pcm.h"
|
||||
+#include "jz4740-i2s.h"
|
||||
+
|
||||
+
|
||||
+#define QI_LB60_SND_GPIO JZ_GPIO_PORTB(29)
|
||||
+#define QI_LB60_AMP_GPIO JZ_GPIO_PORTD(4)
|
||||
+
|
||||
+static int qi_lb60_spk_event(struct snd_soc_dapm_widget *widget,
|
||||
+ struct snd_kcontrol *ctrl, int event)
|
||||
+{
|
||||
+ int on = 0;
|
||||
+ if (event & SND_SOC_DAPM_POST_PMU)
|
||||
+ on = 1;
|
||||
+ else if (event & SND_SOC_DAPM_PRE_PMD)
|
||||
+ on = 0;
|
||||
+
|
||||
+ gpio_set_value(QI_LB60_SND_GPIO, on);
|
||||
+ gpio_set_value(QI_LB60_AMP_GPIO, on);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static const struct snd_soc_dapm_widget qi_lb60_widgets[] = {
|
||||
+ SND_SOC_DAPM_SPK("Speaker", qi_lb60_spk_event),
|
||||
+ SND_SOC_DAPM_MIC("Mic", NULL),
|
||||
+};
|
||||
+
|
||||
+static const struct snd_soc_dapm_route qi_lb60_routes[] = {
|
||||
+ {"Mic", NULL, "MIC"},
|
||||
+ {"Speaker", NULL, "LOUT"},
|
||||
+ {"Speaker", NULL, "ROUT"},
|
||||
+};
|
||||
+
|
||||
+#define QI_LB60_DAIFMT (SND_SOC_DAIFMT_I2S | \
|
||||
+ SND_SOC_DAIFMT_NB_NF | \
|
||||
+ SND_SOC_DAIFMT_CBM_CFM)
|
||||
+
|
||||
+static int qi_lb60_codec_init(struct snd_soc_codec *codec)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct snd_soc_dai *cpu_dai = codec->socdev->card->dai_link->cpu_dai;
|
||||
+
|
||||
+ snd_soc_dapm_nc_pin(codec, "LIN");
|
||||
+ snd_soc_dapm_nc_pin(codec, "RIN");
|
||||
+
|
||||
+ ret = snd_soc_dai_set_fmt(cpu_dai, QI_LB60_DAIFMT);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(codec->dev, "Failed to set cpu dai format: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ snd_soc_dapm_new_controls(codec, qi_lb60_widgets, ARRAY_SIZE(qi_lb60_widgets));
|
||||
+ snd_soc_dapm_add_routes(codec, qi_lb60_routes, ARRAY_SIZE(qi_lb60_routes));
|
||||
+ snd_soc_dapm_sync(codec);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct snd_soc_dai_link qi_lb60_dai = {
|
||||
+ .name = "jz4740",
|
||||
+ .stream_name = "jz4740",
|
||||
+ .cpu_dai = &jz4740_i2s_dai,
|
||||
+ .codec_dai = &jz4740_codec_dai,
|
||||
+ .init = qi_lb60_codec_init,
|
||||
+};
|
||||
+
|
||||
+static struct snd_soc_card qi_lb60 = {
|
||||
+ .name = "QI LB60",
|
||||
+ .dai_link = &qi_lb60_dai,
|
||||
+ .num_links = 1,
|
||||
+ .platform = &jz4740_soc_platform,
|
||||
+};
|
||||
+
|
||||
+static struct snd_soc_device qi_lb60_snd_devdata = {
|
||||
+ .card = &qi_lb60,
|
||||
+ .codec_dev = &soc_codec_dev_jz4740_codec,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device *qi_lb60_snd_device;
|
||||
+
|
||||
+static int __init qi_lb60_init(void)
|
||||
+{
|
||||
+ int ret;
|
||||
+
|
||||
+ qi_lb60_snd_device = platform_device_alloc("soc-audio", -1);
|
||||
+
|
||||
+ if (!qi_lb60_snd_device)
|
||||
+ return -ENOMEM;
|
||||
+
|
||||
+ ret = gpio_request(QI_LB60_SND_GPIO, "SND");
|
||||
+ if (ret) {
|
||||
+ pr_err("qi_lb60 snd: Failed to request SND GPIO(%d): %d\n",
|
||||
+ QI_LB60_SND_GPIO, ret);
|
||||
+ goto err_device_put;
|
||||
+ }
|
||||
+
|
||||
+ ret = gpio_request(QI_LB60_AMP_GPIO, "AMP");
|
||||
+ if (ret) {
|
||||
+ pr_err("qi_lb60 snd: Failed to request AMP GPIO(%d): %d\n",
|
||||
+ QI_LB60_AMP_GPIO, ret);
|
||||
+ goto err_gpio_free_snd;
|
||||
+ }
|
||||
+
|
||||
+ gpio_direction_output(QI_LB60_SND_GPIO, 0);
|
||||
+ gpio_direction_output(QI_LB60_AMP_GPIO, 0);
|
||||
+
|
||||
+ platform_set_drvdata(qi_lb60_snd_device, &qi_lb60_snd_devdata);
|
||||
+ qi_lb60_snd_devdata.dev = &qi_lb60_snd_device->dev;
|
||||
+
|
||||
+ ret = platform_device_add(qi_lb60_snd_device);
|
||||
+ if (ret) {
|
||||
+ pr_err("qi_lb60 snd: Failed to add snd soc device: %d\n", ret);
|
||||
+ goto err_unset_pdata;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_unset_pdata:
|
||||
+ platform_set_drvdata(qi_lb60_snd_device, NULL);
|
||||
+/*err_gpio_free_amp:*/
|
||||
+ gpio_free(QI_LB60_AMP_GPIO);
|
||||
+err_gpio_free_snd:
|
||||
+ gpio_free(QI_LB60_SND_GPIO);
|
||||
+err_device_put:
|
||||
+ platform_device_put(qi_lb60_snd_device);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+module_init(qi_lb60_init);
|
||||
+
|
||||
+static void __exit qi_lb60_exit(void)
|
||||
+{
|
||||
+ gpio_free(QI_LB60_AMP_GPIO);
|
||||
+ gpio_free(QI_LB60_SND_GPIO);
|
||||
+ platform_device_unregister(qi_lb60_snd_device);
|
||||
+}
|
||||
+module_exit(qi_lb60_exit);
|
||||
+
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_DESCRIPTION("ALSA SoC QI LB60 Audio support");
|
||||
+MODULE_LICENSE("GPL v2");
|
342
target/linux/xburst/patches-2.6.35/066-n516-sound.patch
Normal file
342
target/linux/xburst/patches-2.6.35/066-n516-sound.patch
Normal file
@ -0,0 +1,342 @@
|
||||
From 9a03a5a5c16698426ed181862b0dd30a0e0aad1a Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sun, 1 Aug 2010 21:34:54 +0200
|
||||
Subject: [PATCH] Add N516 sound SoC board driver
|
||||
|
||||
---
|
||||
sound/soc/jz4740/Kconfig | 8 ++
|
||||
sound/soc/jz4740/Makefile | 2 +
|
||||
sound/soc/jz4740/n516.c | 303 +++++++++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 313 insertions(+), 0 deletions(-)
|
||||
create mode 100644 sound/soc/jz4740/n516.c
|
||||
|
||||
--- a/sound/soc/jz4740/Kconfig
|
||||
+++ b/sound/soc/jz4740/Kconfig
|
||||
@@ -21,3 +21,11 @@ config SND_JZ4740_SOC_QI_LB60
|
||||
help
|
||||
Say Y if you want to add support for ASoC audio on the Qi LB60 board
|
||||
a.k.a Qi Ben NanoNote.
|
||||
+
|
||||
+config SND_JZ4740_SOC_N516
|
||||
+ tristate "SoC Audio support for Hanvon N516 eBook reader"
|
||||
+ depends on SND_JZ4740_SOC && JZ4740_N516
|
||||
+ select SND_JZ4740_SOC_I2S
|
||||
+ select SND_SOC_JZCODEC
|
||||
+ help
|
||||
+ Say Y if you want to enable support for SoC audio on the Hanvon N516.
|
||||
--- a/sound/soc/jz4740/Makefile
|
||||
+++ b/sound/soc/jz4740/Makefile
|
||||
@@ -9,5 +9,7 @@ obj-$(CONFIG_SND_JZ4740_SOC_I2S) += snd-
|
||||
|
||||
# Jz4740 Machine Support
|
||||
snd-soc-qi-lb60-objs := qi_lb60.o
|
||||
+snd-soc-n516-objs := n516.o
|
||||
|
||||
obj-$(CONFIG_SND_JZ4740_SOC_QI_LB60) += snd-soc-qi-lb60.o
|
||||
+obj-$(CONFIG_SND_JZ4740_SOC_N516) += snd-soc-n516.o
|
||||
--- /dev/null
|
||||
+++ b/sound/soc/jz4740/n516.c
|
||||
@@ -0,0 +1,303 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009, Yauhen Kharuzhy <jekhor@gmail.com>
|
||||
+ * OpenInkpot project
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License version 2 as
|
||||
+ * published by the Free Software Foundation.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <sound/core.h>
|
||||
+#include <sound/pcm.h>
|
||||
+#include <sound/soc.h>
|
||||
+#include <sound/soc-dapm.h>
|
||||
+#include <sound/jack.h>
|
||||
+#include <linux/gpio.h>
|
||||
+#include <linux/workqueue.h>
|
||||
+
|
||||
+#include "../codecs/jzcodec.h"
|
||||
+#include "jz4740-pcm.h"
|
||||
+#include "jz4740-i2s.h"
|
||||
+
|
||||
+#include <asm/mach-jz4740/board-n516.h>
|
||||
+
|
||||
+enum {
|
||||
+ N516_SPEAKER_AUTO = 0,
|
||||
+ N516_SPEAKER_OFF = 1,
|
||||
+ N516_SPEAKER_ON = 2,
|
||||
+};
|
||||
+
|
||||
+static int n516_speaker_mode;
|
||||
+static struct snd_soc_codec *n516_codec;
|
||||
+static struct work_struct n516_headphone_work;
|
||||
+
|
||||
+static void n516_ext_control(void)
|
||||
+{
|
||||
+ if (!n516_codec)
|
||||
+ return;
|
||||
+
|
||||
+ switch (n516_speaker_mode) {
|
||||
+ case N516_SPEAKER_ON:
|
||||
+ snd_soc_dapm_enable_pin(n516_codec, "Speaker");
|
||||
+ break;
|
||||
+ case N516_SPEAKER_OFF:
|
||||
+ snd_soc_dapm_disable_pin(n516_codec, "Speaker");
|
||||
+ break;
|
||||
+ case N516_SPEAKER_AUTO:
|
||||
+ if (snd_soc_dapm_get_pin_status(n516_codec, "Headphone"))
|
||||
+ snd_soc_dapm_disable_pin(n516_codec, "Speaker");
|
||||
+ else
|
||||
+ snd_soc_dapm_enable_pin(n516_codec, "Speaker");
|
||||
+ break;
|
||||
+ default:
|
||||
+ break;
|
||||
+ }
|
||||
+
|
||||
+ /* signal a DAPM event */
|
||||
+ snd_soc_dapm_sync(n516_codec);
|
||||
+}
|
||||
+
|
||||
+static int n516_speaker_event(struct snd_soc_dapm_widget *widget,
|
||||
+ struct snd_kcontrol *ctrl, int event)
|
||||
+{
|
||||
+ int on = !SND_SOC_DAPM_EVENT_OFF(event);
|
||||
+
|
||||
+ gpio_set_value(GPIO_SPEAKER_ENABLE, on);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static void n516_headphone_event_work(struct work_struct *work)
|
||||
+{
|
||||
+ n516_ext_control();
|
||||
+}
|
||||
+
|
||||
+static int n516_headphone_event(struct snd_soc_dapm_widget *widget,
|
||||
+ struct snd_kcontrol *ctrl, int event)
|
||||
+{
|
||||
+ /* We can't call soc_dapm_sync from a event handler */
|
||||
+ if (event & (SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD))
|
||||
+ schedule_work(&n516_headphone_work);
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static const struct snd_soc_dapm_widget n516_widgets[] = {
|
||||
+ SND_SOC_DAPM_SPK("Speaker", n516_speaker_event),
|
||||
+ SND_SOC_DAPM_HP("Headphone", n516_headphone_event),
|
||||
+ SND_SOC_DAPM_MIC("Mic", NULL),
|
||||
+};
|
||||
+
|
||||
+static const struct snd_soc_dapm_route n516_routes[] = {
|
||||
+ {"Mic", NULL, "MIC"},
|
||||
+ {"Speaker", NULL, "LOUT"},
|
||||
+ {"Speaker", NULL, "ROUT"},
|
||||
+ {"Headphone", NULL, "LOUT"},
|
||||
+ {"Headphone", NULL, "ROUT"},
|
||||
+};
|
||||
+
|
||||
+static const char *n516_speaker_modes[] = {"Auto", "Off", "On"};
|
||||
+static const struct soc_enum n516_speaker_mode_enum =
|
||||
+ SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(n516_speaker_modes), n516_speaker_modes);
|
||||
+
|
||||
+static int n516_get_speaker_mode(struct snd_kcontrol *kcontrol,
|
||||
+ struct snd_ctl_elem_value *ucontrol)
|
||||
+{
|
||||
+ ucontrol->value.integer.value[0] = n516_speaker_mode;
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int n516_set_speaker_mode(struct snd_kcontrol *kcontrol,
|
||||
+ struct snd_ctl_elem_value *ucontrol)
|
||||
+{
|
||||
+ if (n516_speaker_mode == ucontrol->value.integer.value[0])
|
||||
+ return 0;
|
||||
+
|
||||
+ n516_speaker_mode = ucontrol->value.integer.value[0];
|
||||
+ n516_ext_control();
|
||||
+ return 1;
|
||||
+}
|
||||
+
|
||||
+static const struct snd_kcontrol_new n516_controls[] = {
|
||||
+ SOC_ENUM_EXT("Speaker Function", n516_speaker_mode_enum,
|
||||
+ n516_get_speaker_mode, n516_set_speaker_mode),
|
||||
+};
|
||||
+
|
||||
+#define N516_DAIFMT (SND_SOC_DAIFMT_I2S | \
|
||||
+ SND_SOC_DAIFMT_NB_NF | \
|
||||
+ SND_SOC_DAIFMT_CBM_CFM)
|
||||
+
|
||||
+static int n516_codec_init(struct snd_soc_codec *codec)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct snd_soc_dai *cpu_dai = codec->socdev->card->dai_link->cpu_dai;
|
||||
+ struct snd_soc_dai *codec_dai = codec->socdev->card->dai_link->codec_dai;
|
||||
+
|
||||
+ n516_codec = codec;
|
||||
+
|
||||
+ snd_soc_dapm_nc_pin(codec, "LIN");
|
||||
+ snd_soc_dapm_nc_pin(codec, "RIN");
|
||||
+
|
||||
+ ret = snd_soc_dai_set_fmt(codec_dai, N516_DAIFMT);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(codec->dev, "Failed to set codec dai format: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ ret = snd_soc_dai_set_fmt(cpu_dai, N516_DAIFMT);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(codec->dev, "Failed to set cpu dai format: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ ret = snd_soc_dai_set_sysclk(codec_dai, JZCODEC_SYSCLK, 111,
|
||||
+ SND_SOC_CLOCK_IN);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(codec->dev, "Failed to set codec dai sysclk: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ ret = snd_soc_add_controls(codec, n516_controls,
|
||||
+ ARRAY_SIZE(n516_controls));
|
||||
+ if (ret) {
|
||||
+ dev_err(codec->dev, "Failed to add controls: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+
|
||||
+ ret = snd_soc_dapm_new_controls(codec, n516_widgets,
|
||||
+ ARRAY_SIZE(n516_widgets));
|
||||
+ if (ret) {
|
||||
+ dev_err(codec->dev, "Failed to add dapm controls: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ ret = snd_soc_dapm_add_routes(codec, n516_routes, ARRAY_SIZE(n516_routes));
|
||||
+ if (ret) {
|
||||
+ dev_err(codec->dev, "Failed to add dapm routes: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ snd_soc_dapm_sync(codec);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct snd_soc_dai_link n516_dai = {
|
||||
+ .name = "jz-codec",
|
||||
+ .stream_name = "JZCODEC",
|
||||
+ .cpu_dai = &jz4740_i2s_dai,
|
||||
+ .codec_dai = &jz_codec_dai,
|
||||
+ .init = n516_codec_init,
|
||||
+};
|
||||
+
|
||||
+static struct snd_soc_card n516_card = {
|
||||
+ .name = "N516",
|
||||
+ .dai_link = &n516_dai,
|
||||
+ .num_links = 1,
|
||||
+ .platform = &jz4740_soc_platform,
|
||||
+};
|
||||
+
|
||||
+static struct snd_soc_device n516_snd_devdata = {
|
||||
+ .card = &n516_card,
|
||||
+ .codec_dev = &soc_codec_dev_jzcodec,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device *n516_snd_device;
|
||||
+
|
||||
+static struct snd_soc_jack n516_hp_jack;
|
||||
+
|
||||
+static struct snd_soc_jack_pin n516_hp_pin = {
|
||||
+ .pin = "Headphone",
|
||||
+ .mask = SND_JACK_HEADPHONE,
|
||||
+};
|
||||
+
|
||||
+static struct snd_soc_jack_gpio n516_hp_gpio = {
|
||||
+ .gpio = GPIO_HPHONE_DETECT,
|
||||
+ .name = "Headphone detect",
|
||||
+ .report = SND_JACK_HEADPHONE,
|
||||
+ .debounce_time = 100,
|
||||
+};
|
||||
+
|
||||
+static int __init n516_add_headphone_jack(void)
|
||||
+{
|
||||
+ int ret;
|
||||
+
|
||||
+ ret = snd_soc_jack_new(&n516_card, "Headphone jack",
|
||||
+ SND_JACK_HEADPHONE, &n516_hp_jack);
|
||||
+ if (ret)
|
||||
+ return ret;
|
||||
+
|
||||
+ ret = snd_soc_jack_add_pins(&n516_hp_jack, 1, &n516_hp_pin);
|
||||
+ if (ret)
|
||||
+ return ret;
|
||||
+
|
||||
+ ret = snd_soc_jack_add_gpios(&n516_hp_jack, 1, &n516_hp_gpio);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __init n516_init(void)
|
||||
+{
|
||||
+ int ret;
|
||||
+
|
||||
+ n516_snd_device = platform_device_alloc("soc-audio", -1);
|
||||
+
|
||||
+ if (!n516_snd_device)
|
||||
+ return -ENOMEM;
|
||||
+
|
||||
+ ret = gpio_request(GPIO_SPEAKER_ENABLE, "Speaker enable");
|
||||
+ if (ret) {
|
||||
+ pr_err("n516 snd: Failed to request SPEAKER_ENABLE GPIO(%d): %d\n",
|
||||
+ GPIO_SPEAKER_ENABLE, ret);
|
||||
+ goto err_device_put;
|
||||
+ }
|
||||
+
|
||||
+ gpio_direction_output(GPIO_SPEAKER_ENABLE, 0);
|
||||
+ INIT_WORK(&n516_headphone_work, n516_headphone_event_work);
|
||||
+
|
||||
+ platform_set_drvdata(n516_snd_device, &n516_snd_devdata);
|
||||
+ n516_snd_devdata.dev = &n516_snd_device->dev;
|
||||
+ ret = platform_device_add(n516_snd_device);
|
||||
+ if (ret) {
|
||||
+ pr_err("n516 snd: Failed to add snd soc device: %d\n", ret);
|
||||
+ goto err_unset_pdata;
|
||||
+ }
|
||||
+
|
||||
+ ret = n516_add_headphone_jack();
|
||||
+ /* We can live without it, so just print a warning */
|
||||
+ if (ret)
|
||||
+ pr_warning("n516 snd: Failed to initalise headphone jack: %d\n", ret);
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_unset_pdata:
|
||||
+ platform_set_drvdata(n516_snd_device, NULL);
|
||||
+/*err_gpio_free_speaker:*/
|
||||
+ gpio_free(GPIO_SPEAKER_ENABLE);
|
||||
+err_device_put:
|
||||
+ platform_device_put(n516_snd_device);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+module_init(n516_init);
|
||||
+
|
||||
+static void __exit n516_exit(void)
|
||||
+{
|
||||
+ snd_soc_jack_free_gpios(&n516_hp_jack, 1, &n516_hp_gpio);
|
||||
+ gpio_free(GPIO_SPEAKER_ENABLE);
|
||||
+ platform_device_unregister(n516_snd_device);
|
||||
+}
|
||||
+module_exit(n516_exit);
|
||||
+
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_DESCRIPTION("ALSA SoC N516 Audio support");
|
||||
+MODULE_LICENSE("GPL v2");
|
209
target/linux/xburst/patches-2.6.35/067-n526-sound.patch
Normal file
209
target/linux/xburst/patches-2.6.35/067-n526-sound.patch
Normal file
@ -0,0 +1,209 @@
|
||||
From b1c42b78b7bd779288f340e202820aa2c2cf6629 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 24 Apr 2010 12:38:41 +0200
|
||||
Subject: [PATCH] Add N526 sound SoC board driver
|
||||
|
||||
---
|
||||
sound/soc/jz4740/Kconfig | 8 ++
|
||||
sound/soc/jz4740/Makefile | 2 +
|
||||
sound/soc/jz4740/n526.c | 169 +++++++++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 179 insertions(+), 0 deletions(-)
|
||||
create mode 100644 sound/soc/jz4740/n526.c
|
||||
|
||||
--- a/sound/soc/jz4740/Kconfig
|
||||
+++ b/sound/soc/jz4740/Kconfig
|
||||
@@ -29,3 +29,11 @@ config SND_JZ4740_SOC_N516
|
||||
select SND_SOC_JZCODEC
|
||||
help
|
||||
Say Y if you want to enable support for SoC audio on the Hanvon N516.
|
||||
+
|
||||
+config SND_JZ4740_SOC_N526
|
||||
+ tristate "SoC Audio support for Hanvon N526 eBook reader"
|
||||
+ depends on SND_JZ4740_SOC && JZ4740_N526
|
||||
+ select SND_JZ4740_SOC_I2S
|
||||
+ select SND_SOC_JZCODEC
|
||||
+ help
|
||||
+ Say Y if you want to enable support for SoC audio on the Hanvon N526.
|
||||
--- a/sound/soc/jz4740/Makefile
|
||||
+++ b/sound/soc/jz4740/Makefile
|
||||
@@ -10,6 +10,8 @@ obj-$(CONFIG_SND_JZ4740_SOC_I2S) += snd-
|
||||
# Jz4740 Machine Support
|
||||
snd-soc-qi-lb60-objs := qi_lb60.o
|
||||
snd-soc-n516-objs := n516.o
|
||||
+snd-soc-n526-objs := n526.o
|
||||
|
||||
obj-$(CONFIG_SND_JZ4740_SOC_QI_LB60) += snd-soc-qi-lb60.o
|
||||
obj-$(CONFIG_SND_JZ4740_SOC_N516) += snd-soc-n516.o
|
||||
+obj-$(CONFIG_SND_JZ4740_SOC_N526) += snd-soc-n526.o
|
||||
--- /dev/null
|
||||
+++ b/sound/soc/jz4740/n526.c
|
||||
@@ -0,0 +1,169 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License version 2 as
|
||||
+ * published by the Free Software Foundation.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/moduleparam.h>
|
||||
+#include <linux/timer.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <sound/core.h>
|
||||
+#include <sound/pcm.h>
|
||||
+#include <sound/soc.h>
|
||||
+#include <sound/soc-dapm.h>
|
||||
+#include <linux/gpio.h>
|
||||
+
|
||||
+#include "../codecs/jzcodec.h"
|
||||
+#include "jz4740-pcm.h"
|
||||
+#include "jz4740-i2s.h"
|
||||
+
|
||||
+#define N526_AMP_EN_GPIO JZ_GPIO_PORTD(4)
|
||||
+
|
||||
+static int n526_spk_event(struct snd_soc_dapm_widget *widget,
|
||||
+ struct snd_kcontrol *ctrl, int event)
|
||||
+{
|
||||
+ gpio_set_value(N526_AMP_EN_GPIO, !SND_SOC_DAPM_EVENT_OFF(event));
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static const struct snd_soc_dapm_widget n526_widgets[] = {
|
||||
+ SND_SOC_DAPM_SPK("Speaker", n526_spk_event),
|
||||
+ SND_SOC_DAPM_HP("Headphone", NULL),
|
||||
+ SND_SOC_DAPM_MIC("Mic", NULL),
|
||||
+};
|
||||
+
|
||||
+static const struct snd_soc_dapm_route n526_routes[] = {
|
||||
+ {"Mic", NULL, "MIC"},
|
||||
+ {"Speaker", NULL, "LOUT"},
|
||||
+ {"Speaker", NULL, "ROUT"},
|
||||
+ {"Headphone", NULL, "LOUT"},
|
||||
+ {"Headphone", NULL, "ROUT"},
|
||||
+};
|
||||
+
|
||||
+static const struct snd_kcontrol_new n526_controls[] = {
|
||||
+ SOC_DAPM_PIN_SWITCH("Speaker"),
|
||||
+};
|
||||
+
|
||||
+#define N526_DAIFMT (SND_SOC_DAIFMT_I2S | \
|
||||
+ SND_SOC_DAIFMT_NB_NF | \
|
||||
+ SND_SOC_DAIFMT_CBM_CFM)
|
||||
+
|
||||
+static int n526_codec_init(struct snd_soc_codec *codec)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct snd_soc_dai *cpu_dai = codec->socdev->card->dai_link->cpu_dai;
|
||||
+ struct snd_soc_dai *codec_dai = codec->socdev->card->dai_link->codec_dai;
|
||||
+
|
||||
+ snd_soc_dapm_nc_pin(codec, "LIN");
|
||||
+ snd_soc_dapm_nc_pin(codec, "RIN");
|
||||
+
|
||||
+ ret = snd_soc_dai_set_fmt(codec_dai, N526_DAIFMT);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(codec->dev, "Failed to set codec dai format: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ ret = snd_soc_dai_set_fmt(cpu_dai, N526_DAIFMT);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(codec->dev, "Failed to set cpu dai format: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ ret = snd_soc_dai_set_sysclk(codec_dai, JZCODEC_SYSCLK, 111,
|
||||
+ SND_SOC_CLOCK_IN);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(codec->dev, "Failed to set codec dai sysclk: %d\n", ret);
|
||||
+ return ret;
|
||||
+ }
|
||||
+
|
||||
+ snd_soc_dapm_new_controls(codec, n526_widgets, ARRAY_SIZE(n526_widgets));
|
||||
+
|
||||
+ snd_soc_add_controls(codec, n526_controls,
|
||||
+ ARRAY_SIZE(n526_controls));
|
||||
+
|
||||
+ snd_soc_dapm_add_routes(codec, n526_routes, ARRAY_SIZE(n526_routes));
|
||||
+
|
||||
+ snd_soc_dapm_sync(codec);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct snd_soc_dai_link n526_dai = {
|
||||
+ .name = "jz-codec",
|
||||
+ .stream_name = "JZCODEC",
|
||||
+ .cpu_dai = &jz4740_i2s_dai,
|
||||
+ .codec_dai = &jz_codec_dai,
|
||||
+ .init = n526_codec_init,
|
||||
+};
|
||||
+
|
||||
+static struct snd_soc_card n526 = {
|
||||
+ .name = "N526",
|
||||
+ .dai_link = &n526_dai,
|
||||
+ .num_links = 1,
|
||||
+ .platform = &jz4740_soc_platform,
|
||||
+};
|
||||
+
|
||||
+static struct snd_soc_device n526_snd_devdata = {
|
||||
+ .card = &n526,
|
||||
+ .codec_dev = &soc_codec_dev_jzcodec,
|
||||
+};
|
||||
+
|
||||
+static struct platform_device *n526_snd_device;
|
||||
+
|
||||
+static int __init n526_init(void)
|
||||
+{
|
||||
+ int ret;
|
||||
+
|
||||
+ n526_snd_device = platform_device_alloc("soc-audio", -1);
|
||||
+
|
||||
+ if (!n526_snd_device)
|
||||
+ return -ENOMEM;
|
||||
+
|
||||
+ ret = gpio_request(N526_AMP_EN_GPIO, "AMP");
|
||||
+ if (ret) {
|
||||
+ pr_err("n526 snd: Failed to request AMP GPIO(%d): %d\n",
|
||||
+ N526_AMP_EN_GPIO, ret);
|
||||
+ goto err_device_put;
|
||||
+ }
|
||||
+
|
||||
+ gpio_direction_output(JZ_GPIO_PORTD(4), 0);
|
||||
+
|
||||
+ platform_set_drvdata(n526_snd_device, &n526_snd_devdata);
|
||||
+ n526_snd_devdata.dev = &n526_snd_device->dev;
|
||||
+ ret = platform_device_add(n526_snd_device);
|
||||
+ if (ret) {
|
||||
+ pr_err("n526 snd: Failed to add snd soc device: %d\n", ret);
|
||||
+ goto err_unset_pdata;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_unset_pdata:
|
||||
+ platform_set_drvdata(n526_snd_device, NULL);
|
||||
+ gpio_free(N526_AMP_EN_GPIO);
|
||||
+err_device_put:
|
||||
+ platform_device_put(n526_snd_device);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+module_init(n526_init);
|
||||
+
|
||||
+static void __exit n526_exit(void)
|
||||
+{
|
||||
+ gpio_free(N526_AMP_EN_GPIO);
|
||||
+ platform_device_unregister(n526_snd_device);
|
||||
+}
|
||||
+module_exit(n526_exit);
|
||||
+
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_DESCRIPTION("ALSA SoC N526 audio support");
|
||||
+MODULE_LICENSE("GPL v2");
|
295
target/linux/xburst/patches-2.6.35/101-lcm.patch
Normal file
295
target/linux/xburst/patches-2.6.35/101-lcm.patch
Normal file
@ -0,0 +1,295 @@
|
||||
From 2e27414748a56d8583c151d926da54e7e9d2c23f Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sun, 1 Aug 2010 21:19:40 +0200
|
||||
Subject: [PATCH] Add ili8960 lcd driver
|
||||
|
||||
---
|
||||
drivers/video/backlight/Kconfig | 7 +
|
||||
drivers/video/backlight/Makefile | 1 +
|
||||
drivers/video/backlight/ili8960.c | 254 +++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 262 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/video/backlight/ili8960.c
|
||||
|
||||
--- a/drivers/video/backlight/Kconfig
|
||||
+++ b/drivers/video/backlight/Kconfig
|
||||
@@ -59,6 +59,13 @@ config LCD_LTV350QV
|
||||
|
||||
The LTV350QV panel is present on all ATSTK1000 boards.
|
||||
|
||||
+config LCD_ILI8960
|
||||
+ tristate "Ilitek ili8960 LCD driver"
|
||||
+ depends on LCD_CLASS_DEVICE && SPI
|
||||
+ default n
|
||||
+ help
|
||||
+ Driver for the Ilitek ili8960 LCD controller chip.
|
||||
+
|
||||
config LCD_ILI9320
|
||||
tristate
|
||||
help
|
||||
--- a/drivers/video/backlight/Makefile
|
||||
+++ b/drivers/video/backlight/Makefile
|
||||
@@ -6,6 +6,7 @@ obj-$(CONFIG_LCD_HP700) += jornada72
|
||||
obj-$(CONFIG_LCD_L4F00242T03) += l4f00242t03.o
|
||||
obj-$(CONFIG_LCD_LMS283GF05) += lms283gf05.o
|
||||
obj-$(CONFIG_LCD_LTV350QV) += ltv350qv.o
|
||||
+obj-$(CONFIG_LCD_ILI8960) += ili8960.o
|
||||
obj-$(CONFIG_LCD_ILI9320) += ili9320.o
|
||||
obj-$(CONFIG_LCD_PLATFORM) += platform_lcd.o
|
||||
obj-$(CONFIG_LCD_VGG2432A4) += vgg2432a4.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/video/backlight/ili8960.c
|
||||
@@ -0,0 +1,254 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * Driver for Ilitek ili8960 LCD
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/spi/spi.h>
|
||||
+#include <linux/lcd.h>
|
||||
+#include <linux/backlight.h>
|
||||
+#include <linux/delay.h>
|
||||
+
|
||||
+struct ili8960 {
|
||||
+ struct spi_device *spi;
|
||||
+ struct lcd_device *lcd;
|
||||
+ struct backlight_device *bl;
|
||||
+ unsigned enabled:1;
|
||||
+};
|
||||
+
|
||||
+static int ili8960_write_reg(struct spi_device *spi, uint8_t reg,
|
||||
+ uint8_t data)
|
||||
+{
|
||||
+ uint8_t buf[2];
|
||||
+ buf[0] = ((reg & 0x40) << 1) | (reg & 0x3f);
|
||||
+ buf[1] = data;
|
||||
+
|
||||
+ return spi_write(spi, buf, sizeof(buf));
|
||||
+}
|
||||
+
|
||||
+static void ili8960_power_disable(struct spi_device *spi)
|
||||
+{
|
||||
+ int ret = ili8960_write_reg(spi, 0x5, 0xc6) ;
|
||||
+ if (ret < 0)
|
||||
+ dev_err(&spi->dev, "Failed to disable power: %d\n", ret);
|
||||
+}
|
||||
+
|
||||
+static void ili8960_power_enable(struct spi_device *spi)
|
||||
+{
|
||||
+ ili8960_write_reg(spi, 0x5, 0xc7);
|
||||
+}
|
||||
+
|
||||
+
|
||||
+static int ili8960_set_power(struct lcd_device *lcd, int power)
|
||||
+{
|
||||
+ struct ili8960 *ili8960 = lcd_get_data(lcd);
|
||||
+
|
||||
+ switch (power) {
|
||||
+ case FB_BLANK_UNBLANK:
|
||||
+ mdelay(20);
|
||||
+ ili8960->enabled = 1;
|
||||
+ ili8960_power_enable(ili8960->spi);
|
||||
+ break;
|
||||
+ default:
|
||||
+ ili8960->enabled = 0;
|
||||
+ ili8960_power_disable(ili8960->spi);
|
||||
+ mdelay(20);
|
||||
+ break;
|
||||
+ }
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int ili8960_set_contrast(struct lcd_device *lcd, int contrast)
|
||||
+{
|
||||
+ struct ili8960 *ili8960 = lcd_get_data(lcd);
|
||||
+ ili8960_write_reg(ili8960->spi, 0x0d, contrast);
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int ili8960_set_mode(struct lcd_device *lcd, struct fb_videomode *mode)
|
||||
+{
|
||||
+ if (mode->xres != 320 && mode->yres != 240)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static ssize_t reg_write(struct device *dev, struct device_attribute *attr,
|
||||
+ const char *buf, size_t count)
|
||||
+{
|
||||
+ char *buf2;
|
||||
+ uint32_t reg = simple_strtoul(buf, &buf2, 10);
|
||||
+ uint32_t val = simple_strtoul(buf2 + 1, NULL, 10);
|
||||
+ struct ili8960 *ili8960 = dev_get_drvdata(dev);
|
||||
+
|
||||
+ if (reg < 0 || val < 0)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ ili8960_write_reg(ili8960->spi, reg, val);
|
||||
+ return count;
|
||||
+}
|
||||
+
|
||||
+static DEVICE_ATTR(reg, 0644, NULL, reg_write);
|
||||
+
|
||||
+static ssize_t ili8960_show_brightness(struct device *dev,
|
||||
+ struct device_attribute *attr, char *buf)
|
||||
+{
|
||||
+ int rc = -ENXIO;
|
||||
+
|
||||
+ return rc;
|
||||
+}
|
||||
+
|
||||
+static ssize_t ili8960_store_brightness(struct device *dev,
|
||||
+ struct device_attribute *attr, const char *buf, size_t count)
|
||||
+{
|
||||
+ char *endp;
|
||||
+ struct lcd_device *ld = to_lcd_device(dev);
|
||||
+ struct ili8960 *ili8960 = lcd_get_data(ld);
|
||||
+ int brightness = simple_strtoul(buf, &endp, 0);
|
||||
+
|
||||
+ if (brightness > 255 || brightness < 0)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ ili8960_write_reg(ili8960->spi, 0x3, brightness);
|
||||
+
|
||||
+ return count;
|
||||
+}
|
||||
+
|
||||
+
|
||||
+static DEVICE_ATTR(brightness, 0644, ili8960_show_brightness,
|
||||
+ ili8960_store_brightness);
|
||||
+
|
||||
+static struct lcd_ops ili8960_lcd_ops = {
|
||||
+ .set_power = ili8960_set_power,
|
||||
+ .set_contrast = ili8960_set_contrast,
|
||||
+ .set_mode = ili8960_set_mode,
|
||||
+};
|
||||
+
|
||||
+static int __devinit ili8960_probe(struct spi_device *spi)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct ili8960 *ili8960;
|
||||
+
|
||||
+ ili8960 = kmalloc(sizeof(*ili8960), GFP_KERNEL);
|
||||
+
|
||||
+ spi->bits_per_word = 8;
|
||||
+ spi->mode = SPI_MODE_3 | SPI_3WIRE;
|
||||
+
|
||||
+ ret = spi_setup(spi);
|
||||
+ if (ret) {
|
||||
+ dev_err(&spi->dev, "Failed to setup spi\n");
|
||||
+ goto err_free_ili8960;
|
||||
+ }
|
||||
+
|
||||
+ ili8960->spi = spi;
|
||||
+
|
||||
+ ili8960->lcd = lcd_device_register("ili8960-lcd", &spi->dev, ili8960,
|
||||
+ &ili8960_lcd_ops);
|
||||
+
|
||||
+ if (IS_ERR(ili8960->lcd)) {
|
||||
+ ret = PTR_ERR(ili8960->lcd);
|
||||
+ dev_err(&spi->dev, "Failed to register lcd device: %d\n", ret);
|
||||
+ goto err_free_ili8960;
|
||||
+ }
|
||||
+
|
||||
+ ili8960->lcd->props.max_contrast = 255;
|
||||
+
|
||||
+ ret = device_create_file(&spi->dev, &dev_attr_reg);
|
||||
+ if (ret)
|
||||
+ goto err_unregister_lcd;
|
||||
+
|
||||
+ ret = device_create_file(&ili8960->lcd->dev, &dev_attr_brightness);
|
||||
+ if (ret)
|
||||
+ goto err_unregister_lcd;
|
||||
+
|
||||
+ ili8960->enabled = 1;
|
||||
+ dev_set_drvdata(&spi->dev, ili8960);
|
||||
+
|
||||
+ ili8960_write_reg(spi, 0x13, 0x01);
|
||||
+ ili8960_write_reg(spi, 0x5, 0xc7);
|
||||
+
|
||||
+ return 0;
|
||||
+err_unregister_lcd:
|
||||
+ lcd_device_unregister(ili8960->lcd);
|
||||
+err_free_ili8960:
|
||||
+ kfree(ili8960);
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit ili8960_remove(struct spi_device *spi)
|
||||
+{
|
||||
+ struct ili8960 *ili8960 = spi_get_drvdata(spi);
|
||||
+#if 0
|
||||
+ if (ili8960->bl)
|
||||
+ backlight_device_unregister(ili8960->bl);
|
||||
+#endif
|
||||
+
|
||||
+ lcd_device_unregister(ili8960->lcd);
|
||||
+
|
||||
+ spi_set_drvdata(spi, NULL);
|
||||
+ kfree(ili8960);
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+#ifdef CONFIG_PM
|
||||
+
|
||||
+static int ili8960_suspend(struct spi_device *spi, pm_message_t state)
|
||||
+{
|
||||
+ struct ili8960 *ili8960 = spi_get_drvdata(spi);
|
||||
+ if (ili8960->enabled) {
|
||||
+ ili8960_power_disable(spi);
|
||||
+ mdelay(10);
|
||||
+ }
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int ili8960_resume(struct spi_device *spi)
|
||||
+{
|
||||
+ struct ili8960 *ili8960 = spi_get_drvdata(spi);
|
||||
+ if (ili8960->enabled)
|
||||
+ ili8960_power_enable(spi);
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+#else
|
||||
+#define ili8960_suspend NULL
|
||||
+#define ili8960_resume NULL
|
||||
+#endif
|
||||
+
|
||||
+static struct spi_driver ili8960_driver = {
|
||||
+ .driver = {
|
||||
+ .name = "ili8960",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+ .probe = ili8960_probe,
|
||||
+ .remove = __devexit_p(ili8960_remove),
|
||||
+ .suspend = ili8960_suspend,
|
||||
+ .resume = ili8960_resume,
|
||||
+};
|
||||
+
|
||||
+static int __init ili8960_init(void)
|
||||
+{
|
||||
+ return spi_register_driver(&ili8960_driver);
|
||||
+}
|
||||
+module_init(ili8960_init);
|
||||
+
|
||||
+static void __exit ili8960_exit(void)
|
||||
+{
|
||||
+ return spi_unregister_driver(&ili8960_driver);
|
||||
+}
|
||||
+module_exit(ili8960_exit)
|
||||
+
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen");
|
||||
+MODULE_LICENSE("GPL v2");
|
||||
+MODULE_DESCRIPTION("LCD driver for Ilitek ili8960");
|
||||
+MODULE_ALIAS("spi:ili8960");
|
267
target/linux/xburst/patches-2.6.35/106-gpio-charger.patch
Normal file
267
target/linux/xburst/patches-2.6.35/106-gpio-charger.patch
Normal file
@ -0,0 +1,267 @@
|
||||
From 97d812a16359f6c9afd2f866176828a7e6e071dc Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 24 Apr 2010 12:29:31 +0200
|
||||
Subject: [PATCH] Add gpio chager driver
|
||||
|
||||
---
|
||||
drivers/power/Kconfig | 7 ++
|
||||
drivers/power/Makefile | 1 +
|
||||
drivers/power/gpio-charger.c | 185 ++++++++++++++++++++++++++++++++++++
|
||||
include/linux/power/gpio-charger.h | 28 ++++++
|
||||
4 files changed, 221 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/power/gpio-charger.c
|
||||
create mode 100644 include/linux/power/gpio-charger.h
|
||||
|
||||
diff --git a/drivers/power/Kconfig b/drivers/power/Kconfig
|
||||
index 1e5506b..f700b03 100644
|
||||
--- a/drivers/power/Kconfig
|
||||
+++ b/drivers/power/Kconfig
|
||||
@@ -153,4 +153,11 @@ config BATTERY_JZ4740
|
||||
This driver can be build as a module. If so, the module will be
|
||||
called jz4740-battery.
|
||||
|
||||
+config CHARGER_GPIO
|
||||
+ tristate "GPIO charger"
|
||||
+ depends on GPIOLIB
|
||||
+ help
|
||||
+ Say Y to include support for chargers indicating their status through
|
||||
+ a GPIO pin.
|
||||
+
|
||||
endif # POWER_SUPPLY
|
||||
diff --git a/drivers/power/Makefile b/drivers/power/Makefile
|
||||
index cf95009..51be41a 100644
|
||||
--- a/drivers/power/Makefile
|
||||
+++ b/drivers/power/Makefile
|
||||
@@ -35,3 +35,4 @@ obj-$(CONFIG_BATTERY_MAX17040) += max17040_battery.o
|
||||
obj-$(CONFIG_BATTERY_Z2) += z2_battery.o
|
||||
obj-$(CONFIG_CHARGER_PCF50633) += pcf50633-charger.o
|
||||
obj-$(CONFIG_BATTERY_JZ4740) += jz4740-battery.o
|
||||
+obj-$(CONFIG_CHARGER_GPIO) += gpio-charger.o
|
||||
diff --git a/drivers/power/gpio-charger.c b/drivers/power/gpio-charger.c
|
||||
new file mode 100644
|
||||
index 0000000..b877f74
|
||||
--- /dev/null
|
||||
+++ b/drivers/power/gpio-charger.c
|
||||
@@ -0,0 +1,185 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * Driver for chargers indicating their status through a GPIO pin
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/device.h>
|
||||
+#include <linux/gpio.h>
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/power_supply.h>
|
||||
+#include <linux/slab.h>
|
||||
+#include <linux/types.h>
|
||||
+
|
||||
+#include <linux/power/gpio-charger.h>
|
||||
+
|
||||
+struct gpio_charger {
|
||||
+ const struct gpio_charger_platform_data *pdata;
|
||||
+
|
||||
+ int irq;
|
||||
+
|
||||
+ struct power_supply charger;
|
||||
+};
|
||||
+
|
||||
+static irqreturn_t gpio_charger_irq(int irq, void *devid)
|
||||
+{
|
||||
+ struct power_supply *charger = devid;
|
||||
+ power_supply_changed(charger);
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static inline struct gpio_charger *psy_to_gpio_charger(struct power_supply *psy)
|
||||
+{
|
||||
+ return container_of(psy, struct gpio_charger, charger);
|
||||
+}
|
||||
+
|
||||
+static int gpio_charger_get_property(struct power_supply *psy,
|
||||
+ enum power_supply_property psp, union power_supply_propval *val)
|
||||
+{
|
||||
+ struct gpio_charger *gpio_charger = psy_to_gpio_charger(psy);
|
||||
+ const struct gpio_charger_platform_data *pdata = gpio_charger->pdata;
|
||||
+
|
||||
+ switch (psp) {
|
||||
+ case POWER_SUPPLY_PROP_ONLINE:
|
||||
+ val->intval = gpio_get_value(pdata->gpio);
|
||||
+ val->intval ^= pdata->gpio_active_low;
|
||||
+ break;
|
||||
+ default:
|
||||
+ return -EINVAL;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static enum power_supply_property gpio_charger_properties[] = {
|
||||
+ POWER_SUPPLY_PROP_ONLINE,
|
||||
+};
|
||||
+
|
||||
+static int __devinit gpio_charger_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ const struct gpio_charger_platform_data *pdata = pdev->dev.platform_data;
|
||||
+ struct gpio_charger *gpio_charger;
|
||||
+ struct power_supply *charger;
|
||||
+ int ret;
|
||||
+
|
||||
+ if (!pdata) {
|
||||
+ dev_err(&pdev->dev, "No platform data");
|
||||
+ return -EINVAL;
|
||||
+ }
|
||||
+
|
||||
+ gpio_charger = kzalloc(sizeof(*gpio_charger), GFP_KERNEL);
|
||||
+
|
||||
+ charger = &gpio_charger->charger;
|
||||
+
|
||||
+ charger->name = pdata->name;
|
||||
+ charger->type = pdata->type;
|
||||
+ charger->properties = gpio_charger_properties;
|
||||
+ charger->num_properties = ARRAY_SIZE(gpio_charger_properties);
|
||||
+ charger->get_property = gpio_charger_get_property;
|
||||
+ charger->supplied_to = pdata->batteries;
|
||||
+ charger->num_supplicants = pdata->num_batteries;
|
||||
+
|
||||
+ if (gpio_is_valid(pdata->gpio)) {
|
||||
+ ret = gpio_request(pdata->gpio, dev_name(&pdev->dev));
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to request gpio pin: %d\n", ret);
|
||||
+ goto err;
|
||||
+ }
|
||||
+ ret = gpio_direction_input(pdata->gpio);
|
||||
+ if (ret) {
|
||||
+ dev_err(&pdev->dev, "Failed to set gpio to input: %d\n", ret);
|
||||
+ goto err_gpio_free;
|
||||
+ }
|
||||
+
|
||||
+ gpio_charger->irq = gpio_to_irq(pdata->gpio);
|
||||
+ if (gpio_charger->irq >= 0) {
|
||||
+ ret = request_irq(gpio_charger->irq, gpio_charger_irq,
|
||||
+ IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
|
||||
+ dev_name(&pdev->dev), charger);
|
||||
+ if (ret) {
|
||||
+ dev_warn(&pdev->dev, "Failed to request online gpio irq: %d\n", ret);
|
||||
+ gpio_charger->irq = -1;
|
||||
+ }
|
||||
+ }
|
||||
+ }
|
||||
+
|
||||
+ gpio_charger->pdata = pdata;
|
||||
+
|
||||
+ ret = power_supply_register(&pdev->dev, charger);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(&pdev->dev, "Failed to register power supply: %d\n", ret);
|
||||
+ goto err_gpio_free;
|
||||
+ }
|
||||
+
|
||||
+ platform_set_drvdata(pdev, gpio_charger);
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_gpio_free:
|
||||
+ if (gpio_is_valid(pdata->gpio)) {
|
||||
+ if (gpio_charger->irq >= 0)
|
||||
+ free_irq(gpio_charger->irq, charger);
|
||||
+ gpio_free(pdata->gpio);
|
||||
+ }
|
||||
+err:
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit gpio_charger_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct gpio_charger *gpio_charger = platform_get_drvdata(pdev);
|
||||
+ const struct gpio_charger_platform_data *pdata = gpio_charger->pdata;
|
||||
+
|
||||
+ power_supply_unregister(&gpio_charger->charger);
|
||||
+
|
||||
+ if (gpio_is_valid(pdata->gpio)) {
|
||||
+ if (gpio_charger->irq >= 0)
|
||||
+ free_irq(gpio_charger->irq, &gpio_charger->charger);
|
||||
+ gpio_free(pdata->gpio);
|
||||
+ }
|
||||
+
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ kfree(gpio_charger);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static struct platform_driver gpio_charger_driver = {
|
||||
+ .probe = gpio_charger_probe,
|
||||
+ .remove = __devexit_p(gpio_charger_remove),
|
||||
+ .driver = {
|
||||
+ .name = "gpio-charger",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __init gpio_charger_init(void)
|
||||
+{
|
||||
+ return platform_driver_register(&gpio_charger_driver);
|
||||
+}
|
||||
+module_init(gpio_charger_init);
|
||||
+
|
||||
+static void __exit gpio_charger_exit(void)
|
||||
+{
|
||||
+ platform_driver_unregister(&gpio_charger_driver);
|
||||
+}
|
||||
+module_exit(gpio_charger_exit);
|
||||
+
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_DESCRIPTION("Driver for chargers indicating their status through a gpio");
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_ALIAS("platform:gpio-charger");
|
||||
diff --git a/include/linux/power/gpio-charger.h b/include/linux/power/gpio-charger.h
|
||||
new file mode 100644
|
||||
index 0000000..95cdfc3
|
||||
--- /dev/null
|
||||
+++ b/include/linux/power/gpio-charger.h
|
||||
@@ -0,0 +1,28 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#ifndef __LINUX_POWER_GPIO_CHARGER_H__
|
||||
+#define __LINUX_POWER_GPIO_CHARGER_H__
|
||||
+
|
||||
+struct gpio_charger_platform_data {
|
||||
+ const char *name;
|
||||
+ enum power_supply_type type;
|
||||
+ int gpio;
|
||||
+ int gpio_active_low;
|
||||
+
|
||||
+ char **batteries;
|
||||
+ size_t num_batteries;
|
||||
+};
|
||||
+
|
||||
+#endif
|
||||
--
|
||||
1.5.6.5
|
||||
|
249
target/linux/xburst/patches-2.6.35/107-pwm-beeper.patch
Normal file
249
target/linux/xburst/patches-2.6.35/107-pwm-beeper.patch
Normal file
@ -0,0 +1,249 @@
|
||||
From d7894c598e2c1e5c1d173ca808694de523f1a06a Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Wed, 14 Jul 2010 00:25:21 -0700
|
||||
Subject: [PATCH] Input: Add pwm beeper driver
|
||||
|
||||
This patch adds a simple driver which allows to use pwm based beepers (for
|
||||
example piezo elements) as a pcspkr-like device.
|
||||
|
||||
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Signed-off-by: Dmitry Torokhov <dtor@mail.ru>
|
||||
---
|
||||
drivers/input/misc/Kconfig | 11 ++
|
||||
drivers/input/misc/Makefile | 1 +
|
||||
drivers/input/misc/pwm-beeper.c | 199 +++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 211 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/input/misc/pwm-beeper.c
|
||||
|
||||
--- a/drivers/input/misc/Kconfig
|
||||
+++ b/drivers/input/misc/Kconfig
|
||||
@@ -327,6 +327,17 @@ config INPUT_PCF8574
|
||||
To compile this driver as a module, choose M here: the
|
||||
module will be called pcf8574_keypad.
|
||||
|
||||
+config INPUT_PWM_BEEPER
|
||||
+ tristate "PWM beeper support"
|
||||
+ depends on HAVE_PWM
|
||||
+ help
|
||||
+ Say Y here to get support for PWM based beeper devices.
|
||||
+
|
||||
+ If unsure, say N.
|
||||
+
|
||||
+ To compile this driver as a module, choose M here: the module will be
|
||||
+ called pwm-beeper.
|
||||
+
|
||||
config INPUT_GPIO_ROTARY_ENCODER
|
||||
tristate "Rotary encoders connected to GPIO pins"
|
||||
depends on GPIOLIB && GENERIC_GPIO
|
||||
--- a/drivers/input/misc/Makefile
|
||||
+++ b/drivers/input/misc/Makefile
|
||||
@@ -26,6 +26,7 @@ obj-$(CONFIG_INPUT_PCF50633_PMU) += pcf5
|
||||
obj-$(CONFIG_INPUT_PCF8574) += pcf8574_keypad.o
|
||||
obj-$(CONFIG_INPUT_PCSPKR) += pcspkr.o
|
||||
obj-$(CONFIG_INPUT_POWERMATE) += powermate.o
|
||||
+obj-$(CONFIG_INPUT_PWM_BEEPER) += pwm-beeper.o
|
||||
obj-$(CONFIG_INPUT_RB532_BUTTON) += rb532_button.o
|
||||
obj-$(CONFIG_INPUT_GPIO_ROTARY_ENCODER) += rotary_encoder.o
|
||||
obj-$(CONFIG_INPUT_SGI_BTNS) += sgi_btns.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/input/misc/pwm-beeper.c
|
||||
@@ -0,0 +1,199 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ * PWM beeper driver
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify it
|
||||
+ * under the terms of the GNU General Public License as published by the
|
||||
+ * Free Software Foundation; either version 2 of the License, or (at your
|
||||
+ * option) any later version.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/input.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/pwm.h>
|
||||
+#include <linux/slab.h>
|
||||
+
|
||||
+struct pwm_beeper {
|
||||
+ struct input_dev *input;
|
||||
+ struct pwm_device *pwm;
|
||||
+ unsigned long period;
|
||||
+};
|
||||
+
|
||||
+#define HZ_TO_NANOSECONDS(x) (1000000000UL/(x))
|
||||
+
|
||||
+static int pwm_beeper_event(struct input_dev *input,
|
||||
+ unsigned int type, unsigned int code, int value)
|
||||
+{
|
||||
+ int ret = 0;
|
||||
+ struct pwm_beeper *beeper = input_get_drvdata(input);
|
||||
+ unsigned long period;
|
||||
+
|
||||
+ if (type != EV_SND || value < 0)
|
||||
+ return -EINVAL;
|
||||
+
|
||||
+ switch (code) {
|
||||
+ case SND_BELL:
|
||||
+ value = value ? 1000 : 0;
|
||||
+ break;
|
||||
+ case SND_TONE:
|
||||
+ break;
|
||||
+ default:
|
||||
+ return -EINVAL;
|
||||
+ }
|
||||
+
|
||||
+ if (value == 0) {
|
||||
+ pwm_config(beeper->pwm, 0, 0);
|
||||
+ pwm_disable(beeper->pwm);
|
||||
+ } else {
|
||||
+ period = HZ_TO_NANOSECONDS(value);
|
||||
+ ret = pwm_config(beeper->pwm, period / 2, period);
|
||||
+ if (ret)
|
||||
+ return ret;
|
||||
+ ret = pwm_enable(beeper->pwm);
|
||||
+ if (ret)
|
||||
+ return ret;
|
||||
+ beeper->period = period;
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int __devinit pwm_beeper_probe(struct platform_device *pdev)
|
||||
+{
|
||||
+ unsigned long pwm_id = (unsigned long)pdev->dev.platform_data;
|
||||
+ struct pwm_beeper *beeper;
|
||||
+ int error;
|
||||
+
|
||||
+ beeper = kzalloc(sizeof(*beeper), GFP_KERNEL);
|
||||
+ if (!beeper)
|
||||
+ return -ENOMEM;
|
||||
+
|
||||
+ beeper->pwm = pwm_request(pwm_id, "pwm beeper");
|
||||
+
|
||||
+ if (IS_ERR(beeper->pwm)) {
|
||||
+ error = PTR_ERR(beeper->pwm);
|
||||
+ dev_err(&pdev->dev, "Failed to request pwm device: %d\n", error);
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ beeper->input = input_allocate_device();
|
||||
+ if (!beeper->input) {
|
||||
+ dev_err(&pdev->dev, "Failed to allocate input device\n");
|
||||
+ error = -ENOMEM;
|
||||
+ goto err_pwm_free;
|
||||
+ }
|
||||
+ beeper->input->dev.parent = &pdev->dev;
|
||||
+
|
||||
+ beeper->input->name = "pwm-beeper";
|
||||
+ beeper->input->phys = "pwm/input0";
|
||||
+ beeper->input->id.bustype = BUS_HOST;
|
||||
+ beeper->input->id.vendor = 0x001f;
|
||||
+ beeper->input->id.product = 0x0001;
|
||||
+ beeper->input->id.version = 0x0100;
|
||||
+
|
||||
+ beeper->input->evbit[0] = BIT(EV_SND);
|
||||
+ beeper->input->sndbit[0] = BIT(SND_TONE) | BIT(SND_BELL);
|
||||
+
|
||||
+ beeper->input->event = pwm_beeper_event;
|
||||
+
|
||||
+ input_set_drvdata(beeper->input, beeper);
|
||||
+
|
||||
+ error = input_register_device(beeper->input);
|
||||
+ if (error) {
|
||||
+ dev_err(&pdev->dev, "Failed to register input device: %d\n", error);
|
||||
+ goto err_input_free;
|
||||
+ }
|
||||
+
|
||||
+ platform_set_drvdata(pdev, beeper);
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_input_free:
|
||||
+ input_free_device(beeper->input);
|
||||
+err_pwm_free:
|
||||
+ pwm_free(beeper->pwm);
|
||||
+err_free:
|
||||
+ kfree(beeper);
|
||||
+
|
||||
+ return error;
|
||||
+}
|
||||
+
|
||||
+static int __devexit pwm_beeper_remove(struct platform_device *pdev)
|
||||
+{
|
||||
+ struct pwm_beeper *beeper = platform_get_drvdata(pdev);
|
||||
+
|
||||
+ platform_set_drvdata(pdev, NULL);
|
||||
+ input_unregister_device(beeper->input);
|
||||
+
|
||||
+ pwm_disable(beeper->pwm);
|
||||
+ pwm_free(beeper->pwm);
|
||||
+
|
||||
+ kfree(beeper);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+#ifdef CONFIG_PM
|
||||
+static int pwm_beeper_suspend(struct device *dev)
|
||||
+{
|
||||
+ struct pwm_beeper *beeper = dev_get_drvdata(dev);
|
||||
+
|
||||
+ if (beeper->period)
|
||||
+ pwm_disable(beeper->pwm);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int pwm_beeper_resume(struct device *dev)
|
||||
+{
|
||||
+ struct pwm_beeper *beeper = dev_get_drvdata(dev);
|
||||
+
|
||||
+ if (beeper->period) {
|
||||
+ pwm_config(beeper->pwm, beeper->period / 2, beeper->period);
|
||||
+ pwm_enable(beeper->pwm);
|
||||
+ }
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static SIMPLE_DEV_PM_OPS(pwm_beeper_pm_ops,
|
||||
+ pwm_beeper_suspend, pwm_beeper_resume);
|
||||
+
|
||||
+#define PWM_BEEPER_PM_OPS (&pwm_beeper_pm_ops)
|
||||
+#else
|
||||
+#define PWM_BEEPER_PM_OPS NULL
|
||||
+#endif
|
||||
+
|
||||
+static struct platform_driver pwm_beeper_driver = {
|
||||
+ .probe = pwm_beeper_probe,
|
||||
+ .remove = __devexit_p(pwm_beeper_remove),
|
||||
+ .driver = {
|
||||
+ .name = "pwm-beeper",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ .pm = PWM_BEEPER_PM_OPS,
|
||||
+ },
|
||||
+};
|
||||
+
|
||||
+static int __init pwm_beeper_init(void)
|
||||
+{
|
||||
+ return platform_driver_register(&pwm_beeper_driver);
|
||||
+}
|
||||
+module_init(pwm_beeper_init);
|
||||
+
|
||||
+static void __exit pwm_beeper_exit(void)
|
||||
+{
|
||||
+ platform_driver_unregister(&pwm_beeper_driver);
|
||||
+}
|
||||
+module_exit(pwm_beeper_exit);
|
||||
+
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
|
||||
+MODULE_DESCRIPTION("PWM beeper driver");
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_ALIAS("platform:pwm-beeper");
|
180
target/linux/xburst/patches-2.6.35/400-spi-gpio-3wire.patch
Normal file
180
target/linux/xburst/patches-2.6.35/400-spi-gpio-3wire.patch
Normal file
@ -0,0 +1,180 @@
|
||||
From 62b6a295d39417293adcc81dc36b7edc56546814 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 24 Apr 2010 12:23:01 +0200
|
||||
Subject: [PATCH] gpio spi 3wire
|
||||
|
||||
---
|
||||
drivers/spi/spi_bitbang.c | 2 +
|
||||
drivers/spi/spi_gpio.c | 60 ++++++++++++++++++++++++++------------
|
||||
include/linux/spi/spi_bitbang.h | 2 +
|
||||
3 files changed, 45 insertions(+), 19 deletions(-)
|
||||
|
||||
--- a/drivers/spi/spi_bitbang.c
|
||||
+++ b/drivers/spi/spi_bitbang.c
|
||||
@@ -335,6 +335,8 @@ static void bitbang_work(struct work_str
|
||||
*/
|
||||
if (!m->is_dma_mapped)
|
||||
t->rx_dma = t->tx_dma = 0;
|
||||
+ if ((spi->mode & SPI_3WIRE) && bitbang->set_direction)
|
||||
+ bitbang->set_direction(spi, t->tx_buf != NULL);
|
||||
status = bitbang->txrx_bufs(spi, t);
|
||||
}
|
||||
if (status > 0)
|
||||
--- a/drivers/spi/spi_gpio.c
|
||||
+++ b/drivers/spi/spi_gpio.c
|
||||
@@ -46,6 +46,8 @@ struct spi_gpio {
|
||||
struct spi_bitbang bitbang;
|
||||
struct spi_gpio_platform_data pdata;
|
||||
struct platform_device *pdev;
|
||||
+
|
||||
+ int miso_pin;
|
||||
};
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
@@ -91,19 +93,16 @@ struct spi_gpio {
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
|
||||
-static inline const struct spi_gpio_platform_data * __pure
|
||||
-spi_to_pdata(const struct spi_device *spi)
|
||||
+static inline const struct spi_gpio * __pure
|
||||
+spi_to_spi_gpio(const struct spi_device *spi)
|
||||
{
|
||||
const struct spi_bitbang *bang;
|
||||
- const struct spi_gpio *spi_gpio;
|
||||
|
||||
bang = spi_master_get_devdata(spi->master);
|
||||
- spi_gpio = container_of(bang, struct spi_gpio, bitbang);
|
||||
- return &spi_gpio->pdata;
|
||||
+ return container_of(bang, struct spi_gpio, bitbang);
|
||||
}
|
||||
|
||||
-/* this is #defined to avoid unused-variable warnings when inlining */
|
||||
-#define pdata spi_to_pdata(spi)
|
||||
+#define pdata &(spi_to_spi_gpio(spi)->pdata)
|
||||
|
||||
static inline void setsck(const struct spi_device *spi, int is_on)
|
||||
{
|
||||
@@ -117,10 +116,9 @@ static inline void setmosi(const struct
|
||||
|
||||
static inline int getmiso(const struct spi_device *spi)
|
||||
{
|
||||
- return !!gpio_get_value(SPI_MISO_GPIO);
|
||||
+ return !!gpio_get_value(spi_to_spi_gpio(spi)->miso_pin);
|
||||
}
|
||||
|
||||
-#undef pdata
|
||||
|
||||
/*
|
||||
* NOTE: to clock "as fast as we can", set spi_device.max_speed_hz
|
||||
@@ -183,10 +181,16 @@ static u32 spi_gpio_txrx_word_mode3(stru
|
||||
static void spi_gpio_chipselect(struct spi_device *spi, int is_active)
|
||||
{
|
||||
unsigned long cs = (unsigned long) spi->controller_data;
|
||||
+ struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
|
||||
|
||||
/* set initial clock polarity */
|
||||
- if (is_active)
|
||||
+ if (is_active) {
|
||||
setsck(spi, spi->mode & SPI_CPOL);
|
||||
+ if (spi->mode & SPI_3WIRE)
|
||||
+ spi_gpio->miso_pin = SPI_MOSI_GPIO;
|
||||
+ else
|
||||
+ spi_gpio->miso_pin = SPI_MISO_GPIO;
|
||||
+ }
|
||||
|
||||
if (cs != SPI_GPIO_NO_CHIPSELECT) {
|
||||
/* SPI is normally active-low */
|
||||
@@ -202,6 +206,9 @@ static int spi_gpio_setup(struct spi_dev
|
||||
if (spi->bits_per_word > 32)
|
||||
return -EINVAL;
|
||||
|
||||
+ if (!(spi->mode & SPI_3WIRE) && !gpio_is_valid(SPI_MISO_GPIO))
|
||||
+ return -EINVAL;
|
||||
+
|
||||
if (!spi->controller_state) {
|
||||
if (cs != SPI_GPIO_NO_CHIPSELECT) {
|
||||
status = gpio_request(cs, dev_name(&spi->dev));
|
||||
@@ -219,6 +226,16 @@ static int spi_gpio_setup(struct spi_dev
|
||||
return status;
|
||||
}
|
||||
|
||||
+static void spi_gpio_set_direction(struct spi_device *spi, bool is_tx)
|
||||
+{
|
||||
+ if (is_tx)
|
||||
+ gpio_direction_output(SPI_MISO_GPIO, 0);
|
||||
+ else
|
||||
+ gpio_direction_input(SPI_MISO_GPIO);
|
||||
+}
|
||||
+
|
||||
+#undef pdata
|
||||
+
|
||||
static void spi_gpio_cleanup(struct spi_device *spi)
|
||||
{
|
||||
unsigned long cs = (unsigned long) spi->controller_data;
|
||||
@@ -253,18 +270,20 @@ spi_gpio_request(struct spi_gpio_platfor
|
||||
if (value)
|
||||
goto done;
|
||||
|
||||
- value = spi_gpio_alloc(SPI_MISO_GPIO, label, true);
|
||||
+ value = spi_gpio_alloc(SPI_SCK_GPIO, label, false);
|
||||
if (value)
|
||||
goto free_mosi;
|
||||
|
||||
- value = spi_gpio_alloc(SPI_SCK_GPIO, label, false);
|
||||
- if (value)
|
||||
- goto free_miso;
|
||||
+ if (gpio_is_valid(SPI_MISO_GPIO)) {
|
||||
+ value = spi_gpio_alloc(SPI_MISO_GPIO, label, true);
|
||||
+ if (value)
|
||||
+ goto free_sck;
|
||||
+ }
|
||||
|
||||
goto done;
|
||||
|
||||
-free_miso:
|
||||
- gpio_free(SPI_MISO_GPIO);
|
||||
+free_sck:
|
||||
+ gpio_free(SPI_SCK_GPIO);
|
||||
free_mosi:
|
||||
gpio_free(SPI_MOSI_GPIO);
|
||||
done:
|
||||
@@ -312,13 +331,15 @@ static int __devinit spi_gpio_probe(stru
|
||||
spi_gpio->bitbang.txrx_word[SPI_MODE_2] = spi_gpio_txrx_word_mode2;
|
||||
spi_gpio->bitbang.txrx_word[SPI_MODE_3] = spi_gpio_txrx_word_mode3;
|
||||
spi_gpio->bitbang.setup_transfer = spi_bitbang_setup_transfer;
|
||||
- spi_gpio->bitbang.flags = SPI_CS_HIGH;
|
||||
+ spi_gpio->bitbang.set_direction = spi_gpio_set_direction;
|
||||
+ spi_gpio->bitbang.flags = SPI_CS_HIGH | SPI_3WIRE;
|
||||
|
||||
status = spi_bitbang_start(&spi_gpio->bitbang);
|
||||
if (status < 0) {
|
||||
spi_master_put(spi_gpio->bitbang.master);
|
||||
gpio_free:
|
||||
- gpio_free(SPI_MISO_GPIO);
|
||||
+ if (gpio_is_valid(SPI_MOSI_GPIO))
|
||||
+ gpio_free(SPI_MISO_GPIO);
|
||||
gpio_free(SPI_MOSI_GPIO);
|
||||
gpio_free(SPI_SCK_GPIO);
|
||||
spi_master_put(master);
|
||||
@@ -342,7 +363,8 @@ static int __devexit spi_gpio_remove(str
|
||||
|
||||
platform_set_drvdata(pdev, NULL);
|
||||
|
||||
- gpio_free(SPI_MISO_GPIO);
|
||||
+ if (gpio_is_valid(SPI_MISO_GPIO))
|
||||
+ gpio_free(SPI_MISO_GPIO);
|
||||
gpio_free(SPI_MOSI_GPIO);
|
||||
gpio_free(SPI_SCK_GPIO);
|
||||
|
||||
--- a/include/linux/spi/spi_bitbang.h
|
||||
+++ b/include/linux/spi/spi_bitbang.h
|
||||
@@ -34,6 +34,8 @@ struct spi_bitbang {
|
||||
u32 (*txrx_word[4])(struct spi_device *spi,
|
||||
unsigned nsecs,
|
||||
u32 word, u8 bits);
|
||||
+
|
||||
+ void (*set_direction)(struct spi_device *, bool is_tx);
|
||||
};
|
||||
|
||||
/* you can call these default bitbang->master methods from your custom
|
@ -0,0 +1,37 @@
|
||||
From 120357be9b85936519d6a141748c319745046f71 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 24 Apr 2010 12:23:28 +0200
|
||||
Subject: [PATCH] Framebuffer notifier: Call notifier callbacks prior to blanking the screen
|
||||
|
||||
---
|
||||
drivers/video/fbmem.c | 8 ++++++--
|
||||
1 files changed, 6 insertions(+), 2 deletions(-)
|
||||
|
||||
--- a/drivers/video/fbmem.c
|
||||
+++ b/drivers/video/fbmem.c
|
||||
@@ -1008,12 +1008,12 @@ fb_set_var(struct fb_info *info, struct
|
||||
int
|
||||
fb_blank(struct fb_info *info, int blank)
|
||||
{
|
||||
- int ret = -EINVAL;
|
||||
+ int ret = 0;
|
||||
|
||||
if (blank > FB_BLANK_POWERDOWN)
|
||||
blank = FB_BLANK_POWERDOWN;
|
||||
|
||||
- if (info->fbops->fb_blank)
|
||||
+ if (info->fbops->fb_blank && blank == FB_BLANK_UNBLANK)
|
||||
ret = info->fbops->fb_blank(blank, info);
|
||||
|
||||
if (!ret) {
|
||||
@@ -1024,6 +1024,10 @@ fb_blank(struct fb_info *info, int blank
|
||||
fb_notifier_call_chain(FB_EVENT_BLANK, &event);
|
||||
}
|
||||
|
||||
+ if (info->fbops->fb_blank && blank != FB_BLANK_UNBLANK)
|
||||
+ ret = info->fbops->fb_blank(blank, info);
|
||||
+
|
||||
+
|
||||
return ret;
|
||||
}
|
||||
|
1213
target/linux/xburst/patches-2.6.35/440-metronome.patch
Normal file
1213
target/linux/xburst/patches-2.6.35/440-metronome.patch
Normal file
File diff suppressed because it is too large
Load Diff
604
target/linux/xburst/patches-2.6.35/500-modifier-keys.patch
Normal file
604
target/linux/xburst/patches-2.6.35/500-modifier-keys.patch
Normal file
@ -0,0 +1,604 @@
|
||||
From b4ff7a46dd3f64801f7fc6e4c8083b67934fce1c Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Sat, 24 Apr 2010 12:22:25 +0200
|
||||
Subject: [PATCH] Modify keymap for ben nanonote
|
||||
|
||||
---
|
||||
drivers/char/defkeymap.c_shipped | 308 +++++++++++++++++++++++++++++---------
|
||||
drivers/char/defkeymap.map | 74 +++++++---
|
||||
2 files changed, 286 insertions(+), 96 deletions(-)
|
||||
|
||||
--- a/drivers/char/defkeymap.c_shipped
|
||||
+++ b/drivers/char/defkeymap.c_shipped
|
||||
@@ -9,10 +9,10 @@ u_short plain_map[NR_KEYS] = {
|
||||
0xf200, 0xf01b, 0xf031, 0xf032, 0xf033, 0xf034, 0xf035, 0xf036,
|
||||
0xf037, 0xf038, 0xf039, 0xf030, 0xf02d, 0xf03d, 0xf07f, 0xf009,
|
||||
0xfb71, 0xfb77, 0xfb65, 0xfb72, 0xfb74, 0xfb79, 0xfb75, 0xfb69,
|
||||
- 0xfb6f, 0xfb70, 0xf05b, 0xf05d, 0xf201, 0xf702, 0xfb61, 0xfb73,
|
||||
+ 0xfb6f, 0xfb70, 0xf05b, 0xf05d, 0xf201, 0xf706, 0xfb61, 0xfb73,
|
||||
0xfb64, 0xfb66, 0xfb67, 0xfb68, 0xfb6a, 0xfb6b, 0xfb6c, 0xf03b,
|
||||
0xf027, 0xf060, 0xf700, 0xf05c, 0xfb7a, 0xfb78, 0xfb63, 0xfb76,
|
||||
- 0xfb62, 0xfb6e, 0xfb6d, 0xf02c, 0xf02e, 0xf02f, 0xf700, 0xf30c,
|
||||
+ 0xfb62, 0xfb6e, 0xfb6d, 0xf02c, 0xf02e, 0xf02f, 0xf701, 0xf30c,
|
||||
0xf703, 0xf020, 0xf207, 0xf100, 0xf101, 0xf102, 0xf103, 0xf104,
|
||||
0xf105, 0xf106, 0xf107, 0xf108, 0xf109, 0xf208, 0xf209, 0xf307,
|
||||
0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301,
|
||||
@@ -22,54 +22,102 @@ u_short plain_map[NR_KEYS] = {
|
||||
0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116,
|
||||
0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
};
|
||||
|
||||
-u_short shift_map[NR_KEYS] = {
|
||||
+static u_short shift_map[NR_KEYS] = {
|
||||
0xf200, 0xf01b, 0xf021, 0xf040, 0xf023, 0xf024, 0xf025, 0xf05e,
|
||||
0xf026, 0xf02a, 0xf028, 0xf029, 0xf05f, 0xf02b, 0xf07f, 0xf009,
|
||||
0xfb51, 0xfb57, 0xfb45, 0xfb52, 0xfb54, 0xfb59, 0xfb55, 0xfb49,
|
||||
- 0xfb4f, 0xfb50, 0xf07b, 0xf07d, 0xf201, 0xf702, 0xfb41, 0xfb53,
|
||||
+ 0xfb4f, 0xfb50, 0xf07b, 0xf07d, 0xf201, 0xf706, 0xfb41, 0xfb53,
|
||||
0xfb44, 0xfb46, 0xfb47, 0xfb48, 0xfb4a, 0xfb4b, 0xfb4c, 0xf03a,
|
||||
0xf022, 0xf07e, 0xf700, 0xf07c, 0xfb5a, 0xfb58, 0xfb43, 0xfb56,
|
||||
- 0xfb42, 0xfb4e, 0xfb4d, 0xf03c, 0xf03e, 0xf03f, 0xf700, 0xf30c,
|
||||
+ 0xfb42, 0xfb4e, 0xfb4d, 0xf03b, 0xf03a, 0xf03f, 0xf701, 0xf30c,
|
||||
0xf703, 0xf020, 0xf207, 0xf10a, 0xf10b, 0xf10c, 0xf10d, 0xf10e,
|
||||
0xf10f, 0xf110, 0xf111, 0xf112, 0xf113, 0xf213, 0xf203, 0xf307,
|
||||
0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301,
|
||||
0xf302, 0xf303, 0xf300, 0xf310, 0xf206, 0xf200, 0xf03e, 0xf10a,
|
||||
0xf10b, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
- 0xf30e, 0xf702, 0xf30d, 0xf200, 0xf701, 0xf205, 0xf114, 0xf603,
|
||||
+ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603,
|
||||
0xf20b, 0xf601, 0xf602, 0xf117, 0xf600, 0xf20a, 0xf115, 0xf116,
|
||||
0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
};
|
||||
|
||||
-u_short altgr_map[NR_KEYS] = {
|
||||
+static u_short altgr_map[NR_KEYS] = {
|
||||
0xf200, 0xf200, 0xf200, 0xf040, 0xf200, 0xf024, 0xf200, 0xf200,
|
||||
- 0xf07b, 0xf05b, 0xf05d, 0xf07d, 0xf05c, 0xf200, 0xf200, 0xf200,
|
||||
- 0xfb71, 0xfb77, 0xf918, 0xfb72, 0xfb74, 0xfb79, 0xfb75, 0xfb69,
|
||||
- 0xfb6f, 0xfb70, 0xf200, 0xf07e, 0xf201, 0xf702, 0xf914, 0xfb73,
|
||||
- 0xf917, 0xf919, 0xfb67, 0xfb68, 0xfb6a, 0xfb6b, 0xfb6c, 0xf200,
|
||||
- 0xf200, 0xf200, 0xf700, 0xf200, 0xfb7a, 0xfb78, 0xf916, 0xfb76,
|
||||
- 0xf915, 0xfb6e, 0xfb6d, 0xf200, 0xf200, 0xf200, 0xf700, 0xf30c,
|
||||
- 0xf703, 0xf200, 0xf207, 0xf50c, 0xf50d, 0xf50e, 0xf50f, 0xf510,
|
||||
- 0xf511, 0xf512, 0xf513, 0xf514, 0xf515, 0xf208, 0xf202, 0xf911,
|
||||
+ 0xf07b, 0xf05b, 0xf05d, 0xf07d, 0xf05c, 0xf07e, 0xf008, 0xf200,
|
||||
+ 0xf021, 0xf040, 0xf023, 0xf024, 0xf025, 0xf05e, 0xf026, 0xf02a,
|
||||
+ 0xf028, 0xf029, 0xf200, 0xf07e, 0xf201, 0xf706, 0xf0b0, 0xf0a8,
|
||||
+ 0xf0a4, 0xf02d, 0xf05f, 0xf07b, 0xf05b, 0xf05d, 0xf07d, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf700, 0xf200, 0xf039, 0xf030, 0xf916, 0xfb76,
|
||||
+ 0xf915, 0xf03c, 0xf03e, 0xf027, 0xf022, 0xf200, 0xf701, 0xf30c,
|
||||
+ 0xf703, 0xf200, 0xf207, 0xf031, 0xf032, 0xf033, 0xf034, 0xf035,
|
||||
+ 0xf036, 0xf037, 0xf038, 0xf514, 0xf515, 0xf208, 0xf202, 0xf911,
|
||||
0xf912, 0xf913, 0xf30b, 0xf90e, 0xf90f, 0xf910, 0xf30a, 0xf90b,
|
||||
0xf90c, 0xf90d, 0xf90a, 0xf310, 0xf206, 0xf200, 0xf07c, 0xf516,
|
||||
0xf517, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
- 0xf30e, 0xf702, 0xf30d, 0xf200, 0xf701, 0xf205, 0xf114, 0xf603,
|
||||
+ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603,
|
||||
0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116,
|
||||
0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
};
|
||||
|
||||
-u_short ctrl_map[NR_KEYS] = {
|
||||
+static u_short ctrl_map[NR_KEYS] = {
|
||||
0xf200, 0xf200, 0xf200, 0xf000, 0xf01b, 0xf01c, 0xf01d, 0xf01e,
|
||||
- 0xf01f, 0xf07f, 0xf200, 0xf200, 0xf01f, 0xf200, 0xf008, 0xf200,
|
||||
+ 0xf01f, 0xf07f, 0xf200, 0xf200, 0xf01f, 0xf200, 0xf200, 0xf200,
|
||||
0xf011, 0xf017, 0xf005, 0xf012, 0xf014, 0xf019, 0xf015, 0xf009,
|
||||
- 0xf00f, 0xf010, 0xf01b, 0xf01d, 0xf201, 0xf702, 0xf001, 0xf013,
|
||||
+ 0xf00f, 0xf010, 0xf01b, 0xf01d, 0xf201, 0xf706, 0xf001, 0xf013,
|
||||
0xf004, 0xf006, 0xf007, 0xf008, 0xf00a, 0xf00b, 0xf00c, 0xf200,
|
||||
0xf007, 0xf000, 0xf700, 0xf01c, 0xf01a, 0xf018, 0xf003, 0xf016,
|
||||
- 0xf002, 0xf00e, 0xf00d, 0xf200, 0xf20e, 0xf07f, 0xf700, 0xf30c,
|
||||
+ 0xf002, 0xf00e, 0xf00d, 0xf200, 0xf20e, 0xf07f, 0xf701, 0xf30c,
|
||||
0xf703, 0xf000, 0xf207, 0xf100, 0xf101, 0xf102, 0xf103, 0xf104,
|
||||
0xf105, 0xf106, 0xf107, 0xf108, 0xf109, 0xf208, 0xf204, 0xf307,
|
||||
0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301,
|
||||
@@ -79,35 +127,67 @@ u_short ctrl_map[NR_KEYS] = {
|
||||
0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116,
|
||||
0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
};
|
||||
|
||||
-u_short shift_ctrl_map[NR_KEYS] = {
|
||||
+static u_short shift_ctrl_map[NR_KEYS] = {
|
||||
0xf200, 0xf200, 0xf200, 0xf000, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf01f, 0xf200, 0xf200, 0xf200,
|
||||
0xf011, 0xf017, 0xf005, 0xf012, 0xf014, 0xf019, 0xf015, 0xf009,
|
||||
- 0xf00f, 0xf010, 0xf200, 0xf200, 0xf201, 0xf702, 0xf001, 0xf013,
|
||||
+ 0xf00f, 0xf010, 0xf200, 0xf200, 0xf201, 0xf706, 0xf001, 0xf013,
|
||||
0xf004, 0xf006, 0xf007, 0xf008, 0xf00a, 0xf00b, 0xf00c, 0xf200,
|
||||
0xf200, 0xf200, 0xf700, 0xf200, 0xf01a, 0xf018, 0xf003, 0xf016,
|
||||
- 0xf002, 0xf00e, 0xf00d, 0xf200, 0xf200, 0xf200, 0xf700, 0xf30c,
|
||||
+ 0xf002, 0xf00e, 0xf00d, 0xf200, 0xf200, 0xf200, 0xf701, 0xf30c,
|
||||
0xf703, 0xf200, 0xf207, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf208, 0xf200, 0xf307,
|
||||
0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301,
|
||||
0xf302, 0xf303, 0xf300, 0xf310, 0xf206, 0xf200, 0xf200, 0xf200,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
- 0xf30e, 0xf702, 0xf30d, 0xf200, 0xf701, 0xf205, 0xf114, 0xf603,
|
||||
+ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603,
|
||||
0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116,
|
||||
0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
};
|
||||
|
||||
-u_short alt_map[NR_KEYS] = {
|
||||
+static u_short alt_map[NR_KEYS] = {
|
||||
0xf200, 0xf81b, 0xf831, 0xf832, 0xf833, 0xf834, 0xf835, 0xf836,
|
||||
0xf837, 0xf838, 0xf839, 0xf830, 0xf82d, 0xf83d, 0xf87f, 0xf809,
|
||||
0xf871, 0xf877, 0xf865, 0xf872, 0xf874, 0xf879, 0xf875, 0xf869,
|
||||
- 0xf86f, 0xf870, 0xf85b, 0xf85d, 0xf80d, 0xf702, 0xf861, 0xf873,
|
||||
+ 0xf86f, 0xf870, 0xf85b, 0xf85d, 0xf80d, 0xf706, 0xf861, 0xf873,
|
||||
0xf864, 0xf866, 0xf867, 0xf868, 0xf86a, 0xf86b, 0xf86c, 0xf83b,
|
||||
0xf827, 0xf860, 0xf700, 0xf85c, 0xf87a, 0xf878, 0xf863, 0xf876,
|
||||
- 0xf862, 0xf86e, 0xf86d, 0xf82c, 0xf82e, 0xf82f, 0xf700, 0xf30c,
|
||||
+ 0xf862, 0xf86e, 0xf86d, 0xf200, 0xf200, 0xf82f, 0xf701, 0xf30c,
|
||||
0xf703, 0xf820, 0xf207, 0xf500, 0xf501, 0xf502, 0xf503, 0xf504,
|
||||
0xf505, 0xf506, 0xf507, 0xf508, 0xf509, 0xf208, 0xf209, 0xf907,
|
||||
0xf908, 0xf909, 0xf30b, 0xf904, 0xf905, 0xf906, 0xf30a, 0xf901,
|
||||
@@ -117,35 +197,115 @@ u_short alt_map[NR_KEYS] = {
|
||||
0xf118, 0xf210, 0xf211, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116,
|
||||
0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
};
|
||||
|
||||
-u_short ctrl_alt_map[NR_KEYS] = {
|
||||
+static u_short ctrl_alt_map[NR_KEYS] = {
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
0xf811, 0xf817, 0xf805, 0xf812, 0xf814, 0xf819, 0xf815, 0xf809,
|
||||
- 0xf80f, 0xf810, 0xf200, 0xf200, 0xf201, 0xf702, 0xf801, 0xf813,
|
||||
+ 0xf80f, 0xf810, 0xf200, 0xf200, 0xf201, 0xf706, 0xf801, 0xf813,
|
||||
0xf804, 0xf806, 0xf807, 0xf808, 0xf80a, 0xf80b, 0xf80c, 0xf200,
|
||||
0xf200, 0xf200, 0xf700, 0xf200, 0xf81a, 0xf818, 0xf803, 0xf816,
|
||||
- 0xf802, 0xf80e, 0xf80d, 0xf200, 0xf200, 0xf200, 0xf700, 0xf30c,
|
||||
+ 0xf802, 0xf80e, 0xf80d, 0xf200, 0xf200, 0xf200, 0xf701, 0xf30c,
|
||||
0xf703, 0xf200, 0xf207, 0xf500, 0xf501, 0xf502, 0xf503, 0xf504,
|
||||
0xf505, 0xf506, 0xf507, 0xf508, 0xf509, 0xf208, 0xf200, 0xf307,
|
||||
0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301,
|
||||
0xf302, 0xf303, 0xf300, 0xf20c, 0xf206, 0xf200, 0xf200, 0xf50a,
|
||||
0xf50b, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
- 0xf30e, 0xf702, 0xf30d, 0xf200, 0xf701, 0xf205, 0xf114, 0xf603,
|
||||
+ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603,
|
||||
0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf20c,
|
||||
0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d,
|
||||
0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+};
|
||||
+
|
||||
+static u_short ctl_map[NR_KEYS] = {
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf033, 0xf200, 0xf200,
|
||||
+ 0xfb71, 0xfb77, 0xfb65, 0xfb72, 0xfb74, 0xfb79, 0xf037, 0xf038,
|
||||
+ 0xf039, 0xfb70, 0xf200, 0xf200, 0xf201, 0xf706, 0xfb61, 0xfb73,
|
||||
+ 0xfb64, 0xfb66, 0xfb67, 0xfb68, 0xf034, 0xf035, 0xf036, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf700, 0xf200, 0xfb7a, 0xfb78, 0xfb63, 0xfb76,
|
||||
+ 0xfb62, 0xf031, 0xf032, 0xf200, 0xf200, 0xf030, 0xf701, 0xf30c,
|
||||
+ 0xf703, 0xf200, 0xf207, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf208, 0xf200, 0xf307,
|
||||
+ 0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301,
|
||||
+ 0xf302, 0xf303, 0xf300, 0xf310, 0xf206, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603,
|
||||
+ 0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116,
|
||||
+ 0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
+ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200,
|
||||
};
|
||||
|
||||
ushort *key_maps[MAX_NR_KEYMAPS] = {
|
||||
- plain_map, shift_map, altgr_map, NULL,
|
||||
- ctrl_map, shift_ctrl_map, NULL, NULL,
|
||||
- alt_map, NULL, NULL, NULL,
|
||||
- ctrl_alt_map, NULL
|
||||
+ plain_map, shift_map, altgr_map, 0,
|
||||
+ ctrl_map, shift_ctrl_map, 0, 0,
|
||||
+ alt_map, 0, 0, 0,
|
||||
+ ctrl_alt_map, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ 0, 0, 0, 0,
|
||||
+ ctl_map, 0
|
||||
};
|
||||
|
||||
-unsigned int keymap_count = 7;
|
||||
+unsigned int keymap_count = 8;
|
||||
|
||||
/*
|
||||
* Philosophy: most people do not define more strings, but they who do
|
||||
@@ -216,47 +376,47 @@ char *func_table[MAX_NR_FUNC] = {
|
||||
func_buf + 135,
|
||||
func_buf + 140,
|
||||
func_buf + 145,
|
||||
- NULL,
|
||||
- NULL,
|
||||
+ 0,
|
||||
+ 0,
|
||||
func_buf + 149,
|
||||
- NULL,
|
||||
+ 0,
|
||||
};
|
||||
|
||||
-struct kbdiacruc accent_table[MAX_DIACR] = {
|
||||
- {'`', 'A', 0300}, {'`', 'a', 0340},
|
||||
- {'\'', 'A', 0301}, {'\'', 'a', 0341},
|
||||
- {'^', 'A', 0302}, {'^', 'a', 0342},
|
||||
- {'~', 'A', 0303}, {'~', 'a', 0343},
|
||||
- {'"', 'A', 0304}, {'"', 'a', 0344},
|
||||
- {'O', 'A', 0305}, {'o', 'a', 0345},
|
||||
- {'0', 'A', 0305}, {'0', 'a', 0345},
|
||||
- {'A', 'A', 0305}, {'a', 'a', 0345},
|
||||
- {'A', 'E', 0306}, {'a', 'e', 0346},
|
||||
- {',', 'C', 0307}, {',', 'c', 0347},
|
||||
- {'`', 'E', 0310}, {'`', 'e', 0350},
|
||||
- {'\'', 'E', 0311}, {'\'', 'e', 0351},
|
||||
- {'^', 'E', 0312}, {'^', 'e', 0352},
|
||||
- {'"', 'E', 0313}, {'"', 'e', 0353},
|
||||
- {'`', 'I', 0314}, {'`', 'i', 0354},
|
||||
- {'\'', 'I', 0315}, {'\'', 'i', 0355},
|
||||
- {'^', 'I', 0316}, {'^', 'i', 0356},
|
||||
- {'"', 'I', 0317}, {'"', 'i', 0357},
|
||||
- {'-', 'D', 0320}, {'-', 'd', 0360},
|
||||
- {'~', 'N', 0321}, {'~', 'n', 0361},
|
||||
- {'`', 'O', 0322}, {'`', 'o', 0362},
|
||||
- {'\'', 'O', 0323}, {'\'', 'o', 0363},
|
||||
- {'^', 'O', 0324}, {'^', 'o', 0364},
|
||||
- {'~', 'O', 0325}, {'~', 'o', 0365},
|
||||
- {'"', 'O', 0326}, {'"', 'o', 0366},
|
||||
- {'/', 'O', 0330}, {'/', 'o', 0370},
|
||||
- {'`', 'U', 0331}, {'`', 'u', 0371},
|
||||
- {'\'', 'U', 0332}, {'\'', 'u', 0372},
|
||||
- {'^', 'U', 0333}, {'^', 'u', 0373},
|
||||
- {'"', 'U', 0334}, {'"', 'u', 0374},
|
||||
- {'\'', 'Y', 0335}, {'\'', 'y', 0375},
|
||||
- {'T', 'H', 0336}, {'t', 'h', 0376},
|
||||
- {'s', 's', 0337}, {'"', 'y', 0377},
|
||||
- {'s', 'z', 0337}, {'i', 'j', 0377},
|
||||
+struct kbdiacr accent_table[MAX_DIACR] = {
|
||||
+ {'`', 'A', '\300'}, {'`', 'a', '\340'},
|
||||
+ {'\'', 'A', '\301'}, {'\'', 'a', '\341'},
|
||||
+ {'^', 'A', '\302'}, {'^', 'a', '\342'},
|
||||
+ {'~', 'A', '\303'}, {'~', 'a', '\343'},
|
||||
+ {'"', 'A', '\304'}, {'"', 'a', '\344'},
|
||||
+ {'O', 'A', '\305'}, {'o', 'a', '\345'},
|
||||
+ {'0', 'A', '\305'}, {'0', 'a', '\345'},
|
||||
+ {'A', 'A', '\305'}, {'a', 'a', '\345'},
|
||||
+ {'A', 'E', '\306'}, {'a', 'e', '\346'},
|
||||
+ {',', 'C', '\307'}, {',', 'c', '\347'},
|
||||
+ {'`', 'E', '\310'}, {'`', 'e', '\350'},
|
||||
+ {'\'', 'E', '\311'}, {'\'', 'e', '\351'},
|
||||
+ {'^', 'E', '\312'}, {'^', 'e', '\352'},
|
||||
+ {'"', 'E', '\313'}, {'"', 'e', '\353'},
|
||||
+ {'`', 'I', '\314'}, {'`', 'i', '\354'},
|
||||
+ {'\'', 'I', '\315'}, {'\'', 'i', '\355'},
|
||||
+ {'^', 'I', '\316'}, {'^', 'i', '\356'},
|
||||
+ {'"', 'I', '\317'}, {'"', 'i', '\357'},
|
||||
+ {'-', 'D', '\320'}, {'-', 'd', '\360'},
|
||||
+ {'~', 'N', '\321'}, {'~', 'n', '\361'},
|
||||
+ {'`', 'O', '\322'}, {'`', 'o', '\362'},
|
||||
+ {'\'', 'O', '\323'}, {'\'', 'o', '\363'},
|
||||
+ {'^', 'O', '\324'}, {'^', 'o', '\364'},
|
||||
+ {'~', 'O', '\325'}, {'~', 'o', '\365'},
|
||||
+ {'"', 'O', '\326'}, {'"', 'o', '\366'},
|
||||
+ {'/', 'O', '\330'}, {'/', 'o', '\370'},
|
||||
+ {'`', 'U', '\331'}, {'`', 'u', '\371'},
|
||||
+ {'\'', 'U', '\332'}, {'\'', 'u', '\372'},
|
||||
+ {'^', 'U', '\333'}, {'^', 'u', '\373'},
|
||||
+ {'"', 'U', '\334'}, {'"', 'u', '\374'},
|
||||
+ {'\'', 'Y', '\335'}, {'\'', 'y', '\375'},
|
||||
+ {'T', 'H', '\336'}, {'t', 'h', '\376'},
|
||||
+ {'s', 's', '\337'}, {'"', 'y', '\377'},
|
||||
+ {'s', 'z', '\337'}, {'i', 'j', '\377'},
|
||||
};
|
||||
|
||||
unsigned int accent_table_size = 68;
|
||||
--- a/drivers/char/defkeymap.map
|
||||
+++ b/drivers/char/defkeymap.map
|
||||
@@ -1,5 +1,5 @@
|
||||
# Default kernel keymap. This uses 7 modifier combinations.
|
||||
-keymaps 0-2,4-5,8,12
|
||||
+keymaps 0-2,4-5,8,12,64
|
||||
# Change the above line into
|
||||
# keymaps 0-2,4-6,8,12
|
||||
# in case you want the entries
|
||||
@@ -45,24 +45,38 @@ keycode 12 = minus underscor
|
||||
control keycode 12 = Control_underscore
|
||||
shift control keycode 12 = Control_underscore
|
||||
alt keycode 12 = Meta_minus
|
||||
-keycode 13 = equal plus
|
||||
+keycode 13 = equal plus
|
||||
alt keycode 13 = Meta_equal
|
||||
+ altgr keycode 13 = asciitilde
|
||||
+ ctrll keycode 13 = three
|
||||
keycode 14 = Delete Delete
|
||||
- control keycode 14 = BackSpace
|
||||
+ altgr keycode 14 = BackSpace
|
||||
alt keycode 14 = Meta_Delete
|
||||
keycode 15 = Tab Tab
|
||||
alt keycode 15 = Meta_Tab
|
||||
keycode 16 = q
|
||||
+ altgr keycode 16 = exclam
|
||||
keycode 17 = w
|
||||
+ altgr keycode 17 = at
|
||||
keycode 18 = e
|
||||
- altgr keycode 18 = Hex_E
|
||||
+ altgr keycode 18 = numbersign
|
||||
keycode 19 = r
|
||||
+ altgr keycode 19 = dollar
|
||||
keycode 20 = t
|
||||
+ altgr keycode 20 = percent
|
||||
keycode 21 = y
|
||||
+ altgr keycode 21 = asciicircum
|
||||
keycode 22 = u
|
||||
+ altgr keycode 22 = ampersand
|
||||
+ ctrll keycode 22 = seven
|
||||
keycode 23 = i
|
||||
+ altgr keycode 23 = asterisk
|
||||
+ ctrll keycode 23 = eight
|
||||
keycode 24 = o
|
||||
+ altgr keycode 24 = parenleft
|
||||
+ ctrll keycode 24 = nine
|
||||
keycode 25 = p
|
||||
+ altgr keycode 25 = parenright
|
||||
keycode 26 = bracketleft braceleft
|
||||
control keycode 26 = Escape
|
||||
alt keycode 26 = Meta_bracketleft
|
||||
@@ -71,19 +85,28 @@ keycode 27 = bracketright bracerigh
|
||||
alt keycode 27 = Meta_bracketright
|
||||
keycode 28 = Return
|
||||
alt keycode 28 = Meta_Control_m
|
||||
-keycode 29 = Control
|
||||
+keycode 29 = CtrlL
|
||||
keycode 30 = a
|
||||
- altgr keycode 30 = Hex_A
|
||||
+ altgr keycode 30 = U+00B0
|
||||
keycode 31 = s
|
||||
+ altgr keycode 31 = U+00A8
|
||||
keycode 32 = d
|
||||
- altgr keycode 32 = Hex_D
|
||||
+ altgr keycode 32 = U+20AC
|
||||
keycode 33 = f
|
||||
- altgr keycode 33 = Hex_F
|
||||
+ altgr keycode 33 = minus
|
||||
keycode 34 = g
|
||||
+ altgr keycode 34 = underscore
|
||||
keycode 35 = h
|
||||
+ altgr keycode 35 = braceleft
|
||||
keycode 36 = j
|
||||
+ altgr keycode 36 = bracketleft
|
||||
+ ctrll keycode 36 = four
|
||||
keycode 37 = k
|
||||
+ altgr keycode 37 = bracketright
|
||||
+ ctrll keycode 37 = five
|
||||
keycode 38 = l
|
||||
+ altgr keycode 38 = braceright
|
||||
+ ctrll keycode 38 = six
|
||||
keycode 39 = semicolon colon
|
||||
alt keycode 39 = Meta_semicolon
|
||||
keycode 40 = apostrophe quotedbl
|
||||
@@ -97,58 +120,65 @@ keycode 43 = backslash bar
|
||||
control keycode 43 = Control_backslash
|
||||
alt keycode 43 = Meta_backslash
|
||||
keycode 44 = z
|
||||
+ altgr keycode 44 = nine
|
||||
keycode 45 = x
|
||||
+ altgr keycode 45 = zero
|
||||
keycode 46 = c
|
||||
altgr keycode 46 = Hex_C
|
||||
keycode 47 = v
|
||||
keycode 48 = b
|
||||
altgr keycode 48 = Hex_B
|
||||
keycode 49 = n
|
||||
+ altgr keycode 49 = less
|
||||
+ ctrll keycode 49 = one
|
||||
keycode 50 = m
|
||||
-keycode 51 = comma less
|
||||
- alt keycode 51 = Meta_comma
|
||||
-keycode 52 = period greater
|
||||
+ altgr keycode 50 = greater
|
||||
+ ctrll keycode 50 = two
|
||||
+keycode 51 = comma semicolon
|
||||
+ altgr keycode 51 = apostrophe
|
||||
+keycode 52 = period colon
|
||||
control keycode 52 = Compose
|
||||
- alt keycode 52 = Meta_period
|
||||
+ altgr keycode 52 = quotedbl
|
||||
keycode 53 = slash question
|
||||
control keycode 53 = Delete
|
||||
alt keycode 53 = Meta_slash
|
||||
-keycode 54 = Shift
|
||||
+ ctrll keycode 53 = zero
|
||||
+keycode 54 = AltGr
|
||||
keycode 55 = KP_Multiply
|
||||
keycode 56 = Alt
|
||||
keycode 57 = space space
|
||||
control keycode 57 = nul
|
||||
alt keycode 57 = Meta_space
|
||||
keycode 58 = Caps_Lock
|
||||
-keycode 59 = F1 F11 Console_13
|
||||
+keycode 59 = F1 F11 one
|
||||
control keycode 59 = F1
|
||||
alt keycode 59 = Console_1
|
||||
control alt keycode 59 = Console_1
|
||||
-keycode 60 = F2 F12 Console_14
|
||||
+keycode 60 = F2 F12 two
|
||||
control keycode 60 = F2
|
||||
alt keycode 60 = Console_2
|
||||
control alt keycode 60 = Console_2
|
||||
-keycode 61 = F3 F13 Console_15
|
||||
+keycode 61 = F3 F13 three
|
||||
control keycode 61 = F3
|
||||
alt keycode 61 = Console_3
|
||||
control alt keycode 61 = Console_3
|
||||
-keycode 62 = F4 F14 Console_16
|
||||
+keycode 62 = F4 F14 four
|
||||
control keycode 62 = F4
|
||||
alt keycode 62 = Console_4
|
||||
control alt keycode 62 = Console_4
|
||||
-keycode 63 = F5 F15 Console_17
|
||||
+keycode 63 = F5 F15 five
|
||||
control keycode 63 = F5
|
||||
alt keycode 63 = Console_5
|
||||
control alt keycode 63 = Console_5
|
||||
-keycode 64 = F6 F16 Console_18
|
||||
+keycode 64 = F6 F16 six
|
||||
control keycode 64 = F6
|
||||
alt keycode 64 = Console_6
|
||||
control alt keycode 64 = Console_6
|
||||
-keycode 65 = F7 F17 Console_19
|
||||
+keycode 65 = F7 F17 seven
|
||||
control keycode 65 = F7
|
||||
alt keycode 65 = Console_7
|
||||
control alt keycode 65 = Console_7
|
||||
-keycode 66 = F8 F18 Console_20
|
||||
+keycode 66 = F8 F18 eight
|
||||
control keycode 66 = F8
|
||||
alt keycode 66 = Console_8
|
||||
control alt keycode 66 = Console_8
|
||||
@@ -220,7 +250,7 @@ keycode 93 =
|
||||
keycode 94 =
|
||||
keycode 95 =
|
||||
keycode 96 = KP_Enter
|
||||
-keycode 97 = Control
|
||||
+keycode 97 = Control
|
||||
keycode 98 = KP_Divide
|
||||
keycode 99 = Control_backslash
|
||||
control keycode 99 = Control_backslash
|
510
target/linux/xburst/patches-2.6.35/800-n516-lpc.patch
Normal file
510
target/linux/xburst/patches-2.6.35/800-n516-lpc.patch
Normal file
@ -0,0 +1,510 @@
|
||||
From a607edde7251b573d84f7e0286d60138ecb5bc21 Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Wed, 12 May 2010 14:22:36 +0200
|
||||
Subject: [PATCH] Add n516 lpc driver
|
||||
|
||||
---
|
||||
drivers/misc/Kconfig | 8 +
|
||||
drivers/misc/Makefile | 1 +
|
||||
drivers/misc/n516-lpc.c | 471 +++++++++++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 480 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/misc/n516-lpc.c
|
||||
|
||||
--- a/drivers/misc/Kconfig
|
||||
+++ b/drivers/misc/Kconfig
|
||||
@@ -353,6 +353,14 @@ config VMWARE_BALLOON
|
||||
To compile this driver as a module, choose M here: the
|
||||
module will be called vmware_balloon.
|
||||
|
||||
+config N516_LPC
|
||||
+ tristate "N516 keys & power controller"
|
||||
+ depends on I2C
|
||||
+ depends on INPUT
|
||||
+ depends on POWER_SUPPLY
|
||||
+ help
|
||||
+ N516 keyboard & power controller driver
|
||||
+
|
||||
source "drivers/misc/c2port/Kconfig"
|
||||
source "drivers/misc/eeprom/Kconfig"
|
||||
source "drivers/misc/cb710/Kconfig"
|
||||
--- a/drivers/misc/Makefile
|
||||
+++ b/drivers/misc/Makefile
|
||||
@@ -31,3 +31,4 @@ obj-$(CONFIG_IWMC3200TOP) += iwmc32
|
||||
obj-y += eeprom/
|
||||
obj-y += cb710/
|
||||
obj-$(CONFIG_VMWARE_BALLOON) += vmware_balloon.o
|
||||
+obj-$(CONFIG_N516_LPC) += n516-lpc.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/misc/n516-lpc.c
|
||||
@@ -0,0 +1,471 @@
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/version.h>
|
||||
+#include <linux/init.h>
|
||||
+#include <linux/fs.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+#include <linux/irq.h>
|
||||
+#include <linux/sched.h>
|
||||
+#include <linux/pm.h>
|
||||
+#include <linux/sysctl.h>
|
||||
+#include <linux/proc_fs.h>
|
||||
+#include <linux/delay.h>
|
||||
+#include <linux/platform_device.h>
|
||||
+#include <linux/input.h>
|
||||
+#include <linux/power_supply.h>
|
||||
+#include <linux/suspend.h>
|
||||
+
|
||||
+#include <linux/i2c.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/irq.h>
|
||||
+#include <asm/mach-jz4740/gpio.h>
|
||||
+#include <asm/mach-jz4740/board-n516.h>
|
||||
+
|
||||
+static int batt_level=0;
|
||||
+module_param(batt_level, int, 0);
|
||||
+
|
||||
+struct n516_lpc_chip {
|
||||
+ struct i2c_client *i2c_client;
|
||||
+ struct input_dev *input;
|
||||
+ unsigned int battery_level;
|
||||
+ unsigned int suspending:1, can_sleep:1;
|
||||
+};
|
||||
+
|
||||
+static struct n516_lpc_chip *the_lpc;
|
||||
+
|
||||
+struct i2c_device_id n516_lpc_i2c_ids[] = {
|
||||
+ {"LPC524", 0},
|
||||
+ {},
|
||||
+};
|
||||
+
|
||||
+MODULE_DEVICE_TABLE(i2c, n516_lpc_i2c_ids);
|
||||
+
|
||||
+static const unsigned short normal_i2c[] = I2C_ADDRS(0x54);
|
||||
+
|
||||
+static const unsigned int n516_lpc_keymap[] = {
|
||||
+ [0x01] = KEY_4,
|
||||
+ [0x02] = KEY_3,
|
||||
+ [0x03] = KEY_2,
|
||||
+ [0x04] = KEY_1,
|
||||
+ [0x05] = KEY_0,
|
||||
+ [0x07] = KEY_9,
|
||||
+ [0x08] = KEY_8,
|
||||
+ [0x09] = KEY_7,
|
||||
+ [0x0a] = KEY_6,
|
||||
+ [0x0b] = KEY_5,
|
||||
+ [0x0d] = KEY_PLAYPAUSE,
|
||||
+ [0x0e] = KEY_MENU,
|
||||
+ [0x0f] = KEY_SEARCH,
|
||||
+ [0x10] = KEY_DIRECTION,
|
||||
+ [0x11] = KEY_SPACE,
|
||||
+ [0x13] = KEY_ENTER,
|
||||
+ [0x14] = KEY_UP,
|
||||
+ [0x15] = KEY_DOWN,
|
||||
+ [0x16] = KEY_RIGHT,
|
||||
+ [0x17] = KEY_LEFT,
|
||||
+ [0x19] = KEY_PAGEDOWN,
|
||||
+ [0x1a] = KEY_PAGEUP,
|
||||
+ [0x1c] = KEY_POWER,
|
||||
+ [0x1d] = KEY_ESC,
|
||||
+ [0x1e] = KEY_SLEEP,
|
||||
+ [0x1f] = KEY_WAKEUP,
|
||||
+};
|
||||
+
|
||||
+static const unsigned int batt_charge[] = {0, 7, 20, 45, 65, 80, 100};
|
||||
+#define MAX_BAT_LEVEL 6
|
||||
+
|
||||
+static inline int n516_bat_charging(void)
|
||||
+{
|
||||
+ return !gpio_get_value(GPIO_CHARG_STAT_N);
|
||||
+}
|
||||
+
|
||||
+static int n516_bat_get_status(struct power_supply *b)
|
||||
+{
|
||||
+ if (power_supply_am_i_supplied(b)) {
|
||||
+ if (n516_bat_charging())
|
||||
+ return POWER_SUPPLY_STATUS_CHARGING;
|
||||
+ else
|
||||
+ return POWER_SUPPLY_STATUS_FULL;
|
||||
+ } else {
|
||||
+ return POWER_SUPPLY_STATUS_DISCHARGING;
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
+static int n516_bat_get_charge(struct power_supply *b)
|
||||
+{
|
||||
+ return batt_charge[the_lpc->battery_level];
|
||||
+}
|
||||
+
|
||||
+static int n516_bat_get_property(struct power_supply *b,
|
||||
+ enum power_supply_property psp,
|
||||
+ union power_supply_propval *val)
|
||||
+{
|
||||
+ switch (psp) {
|
||||
+ case POWER_SUPPLY_PROP_STATUS:
|
||||
+ val->intval = n516_bat_get_status(b);
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_CHARGE_FULL_DESIGN:
|
||||
+ val->intval = 100;
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_CHARGE_EMPTY_DESIGN:
|
||||
+ val->intval = 0;
|
||||
+ break;
|
||||
+ case POWER_SUPPLY_PROP_CHARGE_NOW:
|
||||
+ val->intval = n516_bat_get_charge(b);
|
||||
+ break;
|
||||
+ default:
|
||||
+ return -EINVAL;
|
||||
+ }
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static void n516_bat_power_changed(struct power_supply *p)
|
||||
+{
|
||||
+ if (power_supply_am_i_supplied(p) && !n516_bat_charging())
|
||||
+ the_lpc->battery_level = MAX_BAT_LEVEL;
|
||||
+
|
||||
+ power_supply_changed(p);
|
||||
+}
|
||||
+
|
||||
+static enum power_supply_property n516_bat_properties[] = {
|
||||
+ POWER_SUPPLY_PROP_STATUS,
|
||||
+ POWER_SUPPLY_PROP_CHARGE_FULL_DESIGN,
|
||||
+ POWER_SUPPLY_PROP_CHARGE_EMPTY_DESIGN,
|
||||
+ POWER_SUPPLY_PROP_CHARGE_NOW,
|
||||
+};
|
||||
+
|
||||
+static struct power_supply n516_battery = {
|
||||
+ .name = "n516-battery",
|
||||
+ .get_property = n516_bat_get_property,
|
||||
+ .properties = n516_bat_properties,
|
||||
+ .num_properties = ARRAY_SIZE(n516_bat_properties),
|
||||
+ .external_power_changed = n516_bat_power_changed,
|
||||
+};
|
||||
+
|
||||
+static irqreturn_t n516_bat_charge_irq(int irq, void *dev)
|
||||
+{
|
||||
+ struct power_supply *psy = dev;
|
||||
+
|
||||
+ dev_dbg(psy->dev, "Battery charging IRQ\n");
|
||||
+
|
||||
+ if (power_supply_am_i_supplied(psy) && !n516_bat_charging())
|
||||
+ the_lpc->battery_level = MAX_BAT_LEVEL;
|
||||
+
|
||||
+ power_supply_changed(psy);
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static int n516_lpc_send_message(struct n516_lpc_chip *chip, unsigned char val)
|
||||
+{
|
||||
+ struct i2c_client *client = chip->i2c_client;
|
||||
+ struct i2c_msg msg = {client->addr, client->flags, 1, &val};
|
||||
+ int ret = 0;
|
||||
+
|
||||
+ ret = i2c_transfer(client->adapter, &msg, 1);
|
||||
+ return ret > 0 ? 0 : ret;
|
||||
+}
|
||||
+
|
||||
+static void n516_key_event(struct n516_lpc_chip *chip, unsigned char keycode)
|
||||
+{
|
||||
+ struct i2c_client *client = chip->i2c_client;
|
||||
+ bool long_press = false;
|
||||
+
|
||||
+ if (keycode & 0x40) {
|
||||
+ keycode &= ~0x40;
|
||||
+ long_press = true;
|
||||
+ }
|
||||
+
|
||||
+ dev_dbg(&client->dev, "keycode: 0x%02x, long_press: 0x%02x\n", keycode, (unsigned int)long_press);
|
||||
+
|
||||
+ if (keycode >= ARRAY_SIZE(n516_lpc_keymap) || n516_lpc_keymap[keycode] == 0)
|
||||
+ return;
|
||||
+
|
||||
+ if (long_press)
|
||||
+ input_report_key(chip->input, KEY_LEFTALT, 1);
|
||||
+
|
||||
+ input_report_key(chip->input, n516_lpc_keymap[keycode], 1);
|
||||
+ input_sync(chip->input);
|
||||
+ input_report_key(chip->input, n516_lpc_keymap[keycode], 0);
|
||||
+
|
||||
+ if (long_press)
|
||||
+ input_report_key(chip->input, KEY_LEFTALT, 0);
|
||||
+ input_sync(chip->input);
|
||||
+}
|
||||
+
|
||||
+static void n516_battery_event(struct n516_lpc_chip *chip, unsigned char battery_level)
|
||||
+{
|
||||
+ if (battery_level != chip->battery_level) {
|
||||
+ chip->battery_level = battery_level;
|
||||
+ power_supply_changed(&n516_battery);
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
+static irqreturn_t n516_lpc_irq_thread(int irq, void *devid)
|
||||
+{
|
||||
+ struct n516_lpc_chip *chip = (struct n516_lpc_chip*)devid;
|
||||
+ int ret;
|
||||
+ unsigned char raw_msg;
|
||||
+ struct i2c_client *client = chip->i2c_client;
|
||||
+ struct i2c_msg msg = {client->addr, client->flags | I2C_M_RD, 1, &raw_msg};
|
||||
+
|
||||
+ if (client->dev.power.status >= DPM_OFF)
|
||||
+ return IRQ_HANDLED;
|
||||
+
|
||||
+ ret = i2c_transfer(client->adapter, &msg, 1);
|
||||
+ if (ret != 1) {
|
||||
+ dev_dbg(&client->dev, "I2C error: %d\n", ret);
|
||||
+ return IRQ_HANDLED;
|
||||
+ }
|
||||
+
|
||||
+ dev_dbg(&client->dev, "msg: 0x%02x\n", raw_msg);
|
||||
+
|
||||
+ /* Ack wakeup event */
|
||||
+ if ((raw_msg & ~0x40) < ARRAY_SIZE(n516_lpc_keymap))
|
||||
+ n516_key_event(chip, raw_msg);
|
||||
+ else if ((raw_msg >= 0x81) && (raw_msg <= 0x87))
|
||||
+ n516_battery_event(chip, raw_msg - 0x81);
|
||||
+ else if (raw_msg == 0x7e)
|
||||
+ n516_lpc_send_message(chip, 0x00);
|
||||
+ else
|
||||
+ dev_warn(&client->dev, "Unknown message: %x\n", raw_msg);
|
||||
+
|
||||
+ if (chip->suspending)
|
||||
+ chip->can_sleep = 0;
|
||||
+
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static void n516_lpc_power_off(void)
|
||||
+{
|
||||
+ struct i2c_client *client = the_lpc->i2c_client;
|
||||
+ unsigned char val = 0x01;
|
||||
+ struct i2c_msg msg = {client->addr, client->flags, 1, &val};
|
||||
+
|
||||
+ printk("Issue LPC POWEROFF command...\n");
|
||||
+ while (1)
|
||||
+ i2c_transfer(client->adapter, &msg, 1);
|
||||
+}
|
||||
+
|
||||
+static int n516_lpc_detect(struct i2c_client *client, struct i2c_board_info *info)
|
||||
+{
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int n516_lpc_suspend_notifier(struct notifier_block *nb,
|
||||
+ unsigned long event,
|
||||
+ void *dummy)
|
||||
+{
|
||||
+ switch(event) {
|
||||
+ case PM_SUSPEND_PREPARE:
|
||||
+ the_lpc->suspending = 1;
|
||||
+ the_lpc->can_sleep = 1;
|
||||
+ break;
|
||||
+ case PM_POST_SUSPEND:
|
||||
+ the_lpc->suspending = 0;
|
||||
+ the_lpc->can_sleep = 1;
|
||||
+ break;
|
||||
+ default:
|
||||
+ return NOTIFY_DONE;
|
||||
+ }
|
||||
+ return NOTIFY_OK;
|
||||
+}
|
||||
+
|
||||
+static struct notifier_block n516_lpc_notif_block = {
|
||||
+ .notifier_call = n516_lpc_suspend_notifier,
|
||||
+};
|
||||
+
|
||||
+static int __devinit n516_lpc_probe(struct i2c_client *client, const struct i2c_device_id *id)
|
||||
+{
|
||||
+ struct n516_lpc_chip *chip;
|
||||
+ struct input_dev *input;
|
||||
+ int ret = 0;
|
||||
+ int i;
|
||||
+
|
||||
+ chip = kzalloc(sizeof(*chip), GFP_KERNEL);
|
||||
+ if (!chip)
|
||||
+ return -ENOMEM;
|
||||
+
|
||||
+ the_lpc = chip;
|
||||
+ chip->i2c_client = client;
|
||||
+ if ((batt_level > 0) && (batt_level < ARRAY_SIZE(batt_charge)))
|
||||
+ chip->battery_level = batt_level;
|
||||
+ else
|
||||
+ chip->battery_level = 1;
|
||||
+
|
||||
+ i2c_set_clientdata(client, chip);
|
||||
+
|
||||
+ ret = gpio_request(GPIO_LPC_INT, "LPC interrupt request");
|
||||
+ if (ret) {
|
||||
+ dev_err(&client->dev, "Unable to reguest LPC INT GPIO\n");
|
||||
+ goto err_gpio_req_lpcint;
|
||||
+ }
|
||||
+
|
||||
+ ret = gpio_request(GPIO_CHARG_STAT_N, "LPC charging status");
|
||||
+ if (ret) {
|
||||
+ dev_err(&client->dev, "Unable to reguest CHARG STAT GPIO\n");
|
||||
+ goto err_gpio_req_chargstat;
|
||||
+ }
|
||||
+
|
||||
+ /* Enter normal mode */
|
||||
+ n516_lpc_send_message(chip, 0x2);
|
||||
+
|
||||
+ input = input_allocate_device();
|
||||
+ if (!input) {
|
||||
+ dev_err(&client->dev, "Unable to allocate input device\n");
|
||||
+ ret = -ENOMEM;
|
||||
+ goto err_input_alloc;
|
||||
+ }
|
||||
+
|
||||
+ chip->input = input;
|
||||
+
|
||||
+ __set_bit(EV_KEY, input->evbit);
|
||||
+
|
||||
+ for (i = 0; i < ARRAY_SIZE(n516_lpc_keymap); i++)
|
||||
+ __set_bit(n516_lpc_keymap[i], input->keybit);
|
||||
+
|
||||
+ __set_bit(KEY_LEFTALT, input->keybit);
|
||||
+
|
||||
+ input->name = "n516-keys";
|
||||
+ input->phys = "n516-keys/input0";
|
||||
+ input->dev.parent = &client->dev;
|
||||
+ input->id.bustype = BUS_I2C;
|
||||
+ input->id.vendor = 0x0001;
|
||||
+ input->id.product = 0x0001;
|
||||
+ input->id.version = 0x0100;
|
||||
+
|
||||
+ ret = input_register_device(input);
|
||||
+ if (ret < 0) {
|
||||
+ dev_err(&client->dev, "Unable to register input device\n");
|
||||
+ goto err_input_register;
|
||||
+ }
|
||||
+
|
||||
+ ret = power_supply_register(NULL, &n516_battery);
|
||||
+ if (ret) {
|
||||
+ dev_err(&client->dev, "Unable to register N516 battery\n");
|
||||
+ goto err_bat_reg;
|
||||
+ }
|
||||
+
|
||||
+ ret = request_threaded_irq(gpio_to_irq(GPIO_LPC_INT), NULL,
|
||||
+ n516_lpc_irq_thread,
|
||||
+ IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
|
||||
+ "lpc", chip);
|
||||
+ if (ret) {
|
||||
+ dev_err(&client->dev, "request_irq failed: %d\n", ret);
|
||||
+ goto err_request_lpc_irq;
|
||||
+ }
|
||||
+
|
||||
+ ret = request_irq(gpio_to_irq(GPIO_CHARG_STAT_N), n516_bat_charge_irq,
|
||||
+ IRQF_TRIGGER_FALLING | IRQF_TRIGGER_RISING,
|
||||
+ "battery charging", &n516_battery);
|
||||
+ if (ret) {
|
||||
+ dev_err(&client->dev, "Unable to claim battery charging IRQ\n");
|
||||
+ goto err_request_chrg_irq;
|
||||
+ }
|
||||
+
|
||||
+ pm_power_off = n516_lpc_power_off;
|
||||
+ ret = register_pm_notifier(&n516_lpc_notif_block);
|
||||
+ if (ret) {
|
||||
+ dev_err(&client->dev, "Unable to register PM notify block\n");
|
||||
+ goto err_reg_pm_notifier;
|
||||
+ }
|
||||
+
|
||||
+ device_init_wakeup(&client->dev, 1);
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+ unregister_pm_notifier(&n516_lpc_notif_block);
|
||||
+err_reg_pm_notifier:
|
||||
+ free_irq(gpio_to_irq(GPIO_CHARG_STAT_N), &n516_battery);
|
||||
+err_request_chrg_irq:
|
||||
+ free_irq(gpio_to_irq(GPIO_LPC_INT), chip);
|
||||
+err_request_lpc_irq:
|
||||
+ power_supply_unregister(&n516_battery);
|
||||
+err_bat_reg:
|
||||
+ input_unregister_device(input);
|
||||
+err_input_register:
|
||||
+ input_free_device(input);
|
||||
+err_input_alloc:
|
||||
+ gpio_free(GPIO_CHARG_STAT_N);
|
||||
+err_gpio_req_chargstat:
|
||||
+ gpio_free(GPIO_LPC_INT);
|
||||
+err_gpio_req_lpcint:
|
||||
+ i2c_set_clientdata(client, NULL);
|
||||
+ kfree(chip);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int __devexit n516_lpc_remove(struct i2c_client *client)
|
||||
+{
|
||||
+ struct n516_lpc_chip *chip = i2c_get_clientdata(client);
|
||||
+
|
||||
+ unregister_pm_notifier(&n516_lpc_notif_block);
|
||||
+ pm_power_off = NULL;
|
||||
+ free_irq(gpio_to_irq(GPIO_CHARG_STAT_N), &n516_battery);
|
||||
+ free_irq(gpio_to_irq(GPIO_LPC_INT), chip);
|
||||
+ power_supply_unregister(&n516_battery);
|
||||
+ input_unregister_device(chip->input);
|
||||
+ gpio_free(GPIO_CHARG_STAT_N);
|
||||
+ gpio_free(GPIO_LPC_INT);
|
||||
+ i2c_set_clientdata(client, NULL);
|
||||
+ kfree(chip);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+#if CONFIG_PM
|
||||
+static int n516_lpc_suspend(struct i2c_client *client, pm_message_t msg)
|
||||
+{
|
||||
+ if (!the_lpc->can_sleep)
|
||||
+ return -EBUSY;
|
||||
+
|
||||
+ if (device_may_wakeup(&client->dev))
|
||||
+ enable_irq_wake(gpio_to_irq(GPIO_LPC_INT));
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static int n516_lpc_resume(struct i2c_client *client)
|
||||
+{
|
||||
+ if (device_may_wakeup(&client->dev))
|
||||
+ disable_irq_wake(gpio_to_irq(GPIO_LPC_INT));
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+#else
|
||||
+#define n516_lpc_suspend NULL
|
||||
+#define n516_lpc_resume NULL
|
||||
+#endif
|
||||
+
|
||||
+
|
||||
+static struct i2c_driver n516_lpc_driver = {
|
||||
+ .class = I2C_CLASS_HWMON,
|
||||
+ .driver = {
|
||||
+ .name = "n516-keys",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+ .probe = n516_lpc_probe,
|
||||
+ .remove = __devexit_p(n516_lpc_remove),
|
||||
+ .detect = n516_lpc_detect,
|
||||
+ .id_table = n516_lpc_i2c_ids,
|
||||
+ .address_list = normal_i2c,
|
||||
+ .suspend = n516_lpc_suspend,
|
||||
+ .resume = n516_lpc_resume,
|
||||
+};
|
||||
+
|
||||
+static int __init n516_lpc_init(void)
|
||||
+{
|
||||
+ return i2c_add_driver(&n516_lpc_driver);
|
||||
+}
|
||||
+module_init(n516_lpc_init);
|
||||
+
|
||||
+static void __exit n516_lpc_exit(void)
|
||||
+{
|
||||
+ i2c_del_driver(&n516_lpc_driver);
|
||||
+}
|
||||
+module_exit(n516_lpc_exit);
|
||||
+
|
||||
+MODULE_AUTHOR("Yauhen Kharuzhy");
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_DESCRIPTION("Keys and power controller driver for N516");
|
||||
+MODULE_ALIAS("platform:n516-keys");
|
277
target/linux/xburst/patches-2.6.35/801-n526-lpc.patch
Normal file
277
target/linux/xburst/patches-2.6.35/801-n526-lpc.patch
Normal file
@ -0,0 +1,277 @@
|
||||
From f5978b5a9701fe1ddeffa0c5f73923fcaf31129e Mon Sep 17 00:00:00 2001
|
||||
From: Lars-Peter Clausen <lars@metafoo.de>
|
||||
Date: Wed, 12 May 2010 14:23:43 +0200
|
||||
Subject: [PATCH] Add n526 lpc driver
|
||||
|
||||
---
|
||||
drivers/misc/Kconfig | 9 ++
|
||||
drivers/misc/Makefile | 1 +
|
||||
drivers/misc/n526-lpc.c | 237 +++++++++++++++++++++++++++++++++++++++++++++++
|
||||
3 files changed, 247 insertions(+), 0 deletions(-)
|
||||
create mode 100644 drivers/misc/n526-lpc.c
|
||||
|
||||
--- a/drivers/misc/Kconfig
|
||||
+++ b/drivers/misc/Kconfig
|
||||
@@ -361,6 +361,15 @@ config N516_LPC
|
||||
help
|
||||
N516 keyboard & power controller driver
|
||||
|
||||
+config N526_LPC
|
||||
+ tristate "N526 LPC934 coprocessor"
|
||||
+ depends on JZ4740_N526
|
||||
+ help
|
||||
+ If you say yes here you get support for the N526s NXP LPC934 coprocessor.
|
||||
+ It is used as a keyboard controllor and for power management.
|
||||
+
|
||||
+ If you have a N526 you probably want to say Y here.
|
||||
+
|
||||
source "drivers/misc/c2port/Kconfig"
|
||||
source "drivers/misc/eeprom/Kconfig"
|
||||
source "drivers/misc/cb710/Kconfig"
|
||||
--- a/drivers/misc/Makefile
|
||||
+++ b/drivers/misc/Makefile
|
||||
@@ -32,3 +32,4 @@ obj-y += eeprom/
|
||||
obj-y += cb710/
|
||||
obj-$(CONFIG_VMWARE_BALLOON) += vmware_balloon.o
|
||||
obj-$(CONFIG_N516_LPC) += n516-lpc.o
|
||||
+obj-$(CONFIG_N526_LPC) += n526-lpc.o
|
||||
--- /dev/null
|
||||
+++ b/drivers/misc/n526-lpc.c
|
||||
@@ -0,0 +1,237 @@
|
||||
+/*
|
||||
+ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de>
|
||||
+ *
|
||||
+ * This program is free software; you can redistribute it and/or modify
|
||||
+ * it under the terms of the GNU General Public License version 2 as
|
||||
+ * published by the Free Software Foundation.
|
||||
+ *
|
||||
+ * You should have received a copy of the GNU General Public License along
|
||||
+ * with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
+ * 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
+ *
|
||||
+ */
|
||||
+
|
||||
+#include <linux/kernel.h>
|
||||
+#include <linux/module.h>
|
||||
+#include <linux/i2c.h>
|
||||
+#include <linux/input.h>
|
||||
+#include <linux/irq.h>
|
||||
+#include <linux/interrupt.h>
|
||||
+
|
||||
+#include <linux/workqueue.h>
|
||||
+
|
||||
+#include <asm/mach-jz4740/irq.h>
|
||||
+#include <asm/mach-jz4740/gpio.h>
|
||||
+
|
||||
+struct n526_lpc {
|
||||
+ struct i2c_client *client;
|
||||
+ struct input_dev *input;
|
||||
+
|
||||
+ struct work_struct work;
|
||||
+};
|
||||
+
|
||||
+static const unsigned int n526_lpc_keymap[] = {
|
||||
+ [0x01] = KEY_PAGEUP,
|
||||
+ [0x02] = KEY_PAGEDOWN,
|
||||
+ [0x03] = KEY_VOLUMEUP,
|
||||
+ [0x04] = KEY_VOLUMEDOWN,
|
||||
+ [0x06] = KEY_1,
|
||||
+ [0x07] = KEY_Q,
|
||||
+ [0x08] = KEY_A,
|
||||
+ [0x09] = KEY_Z,
|
||||
+ [0x0a] = KEY_LEFTSHIFT,
|
||||
+ [0x0b] = KEY_2,
|
||||
+ [0x0c] = KEY_W,
|
||||
+ [0x0d] = KEY_S,
|
||||
+ [0x0e] = KEY_X,
|
||||
+ [0x0f] = KEY_REFRESH,
|
||||
+ [0x10] = KEY_3,
|
||||
+ [0x11] = KEY_E,
|
||||
+ [0x12] = KEY_D,
|
||||
+ [0x13] = KEY_C,
|
||||
+ [0x14] = KEY_DOCUMENTS,
|
||||
+ [0x15] = KEY_4,
|
||||
+ [0x16] = KEY_R,
|
||||
+ [0x17] = KEY_F,
|
||||
+ [0x18] = KEY_V,
|
||||
+ [0x19] = KEY_MUTE,
|
||||
+ [0x1a] = KEY_5,
|
||||
+ [0x1b] = KEY_T,
|
||||
+ [0x1c] = KEY_G,
|
||||
+ [0x1d] = KEY_B,
|
||||
+ [0x1e] = KEY_DELETE,
|
||||
+ [0x1f] = KEY_6,
|
||||
+ [0x20] = KEY_Y,
|
||||
+ [0x21] = KEY_H,
|
||||
+ [0x22] = KEY_N,
|
||||
+ [0x23] = KEY_SPACE,
|
||||
+ [0x24] = KEY_7,
|
||||
+ [0x25] = KEY_U,
|
||||
+ [0x26] = KEY_J,
|
||||
+ [0x27] = KEY_M,
|
||||
+/* [0x28] = KEY_SYM, */
|
||||
+ [0x29] = KEY_8,
|
||||
+ [0x2a] = KEY_I,
|
||||
+ [0x2b] = KEY_K,
|
||||
+ [0x2c] = KEY_MENU,
|
||||
+ [0x2d] = KEY_LEFT,
|
||||
+ [0x2e] = KEY_9,
|
||||
+ [0x2f] = KEY_O,
|
||||
+ [0x30] = KEY_L,
|
||||
+ [0x31] = KEY_UP,
|
||||
+ [0x32] = KEY_DOWN,
|
||||
+ [0x33] = KEY_0,
|
||||
+ [0x34] = KEY_P,
|
||||
+ [0x35] = KEY_BACKSPACE,
|
||||
+ [0x36] = KEY_ENTER,
|
||||
+ [0x37] = KEY_RIGHT,
|
||||
+};
|
||||
+
|
||||
+static void n526_lpc_irq_work(struct work_struct *work)
|
||||
+{
|
||||
+ int ret;
|
||||
+ struct n526_lpc *n526_lpc = container_of(work, struct n526_lpc, work);
|
||||
+ struct i2c_client *client = n526_lpc->client;
|
||||
+ unsigned char raw_msg;
|
||||
+ struct i2c_msg msg = {client->addr, client->flags | I2C_M_RD, 1, &raw_msg};
|
||||
+ unsigned char keycode;
|
||||
+
|
||||
+
|
||||
+ ret = i2c_transfer(client->adapter, &msg, 1);
|
||||
+
|
||||
+ if (ret != 1) {
|
||||
+ dev_err(&client->dev, "Failed to read lpc status\n");
|
||||
+ }
|
||||
+
|
||||
+ keycode = raw_msg & 0x7f;
|
||||
+
|
||||
+ if (keycode < ARRAY_SIZE(n526_lpc_keymap)) {
|
||||
+ input_report_key(n526_lpc->input, n526_lpc_keymap[keycode],
|
||||
+ !(raw_msg & 0x80));
|
||||
+ input_sync(n526_lpc->input);
|
||||
+ }
|
||||
+}
|
||||
+
|
||||
+static irqreturn_t n526_lpc_irq(int irq, void *dev_id)
|
||||
+{
|
||||
+ struct n526_lpc *n526_lpc = dev_id;
|
||||
+
|
||||
+ schedule_work(&n526_lpc->work);
|
||||
+ return IRQ_HANDLED;
|
||||
+}
|
||||
+
|
||||
+static int __devinit n526_lpc_probe(struct i2c_client *client,
|
||||
+ const struct i2c_device_id *id)
|
||||
+{
|
||||
+ int ret;
|
||||
+ size_t i;
|
||||
+ struct n526_lpc *n526_lpc;
|
||||
+ struct input_dev *input;
|
||||
+
|
||||
+ n526_lpc = kmalloc(sizeof(*n526_lpc), GFP_KERNEL);
|
||||
+
|
||||
+ if (!n526_lpc) {
|
||||
+ dev_err(&client->dev, "Failed to allocate device structure\n");
|
||||
+ return -ENOMEM;
|
||||
+ }
|
||||
+
|
||||
+ input = input_allocate_device();
|
||||
+ if (!input) {
|
||||
+ dev_err(&client->dev, "Failed to allocate input device\n");
|
||||
+ ret = -ENOMEM;
|
||||
+ goto err_free;
|
||||
+ }
|
||||
+
|
||||
+ input->name = "n526-keys";
|
||||
+ input->phys = "n526-keys/input0";
|
||||
+ input->dev.parent = &client->dev;
|
||||
+ input->id.bustype = BUS_I2C;
|
||||
+ input->id.vendor = 0x0001;
|
||||
+ input->id.product = 0x0001;
|
||||
+ input->id.version = 0x0001;
|
||||
+
|
||||
+ __set_bit(EV_KEY, input->evbit);
|
||||
+
|
||||
+ for (i = 0; i < ARRAY_SIZE(n526_lpc_keymap); ++i) {
|
||||
+ if (n526_lpc_keymap[i] != 0)
|
||||
+ __set_bit(n526_lpc_keymap[i], input->keybit);
|
||||
+ }
|
||||
+
|
||||
+ ret = input_register_device(input);
|
||||
+
|
||||
+ if (ret) {
|
||||
+ dev_err(&client->dev, "Failed to register input device: %d\n", ret);
|
||||
+ goto err_free_input;
|
||||
+ }
|
||||
+
|
||||
+ n526_lpc->client = client;
|
||||
+ n526_lpc->input = input;
|
||||
+ INIT_WORK(&n526_lpc->work, n526_lpc_irq_work);
|
||||
+
|
||||
+ ret = request_irq(client->irq, n526_lpc_irq, IRQF_TRIGGER_FALLING,
|
||||
+ "n526-lpc", n526_lpc);
|
||||
+ if (ret) {
|
||||
+ dev_err(&client->dev, "Failed to request irq: %d\n", ret);
|
||||
+ goto err_unregister_input;
|
||||
+ }
|
||||
+
|
||||
+ i2c_set_clientdata(client, n526_lpc);
|
||||
+
|
||||
+ return 0;
|
||||
+
|
||||
+err_unregister_input:
|
||||
+ input_unregister_device(input);
|
||||
+err_free_input:
|
||||
+ input_free_device(input);
|
||||
+err_free:
|
||||
+ kfree(n526_lpc);
|
||||
+
|
||||
+ return ret;
|
||||
+}
|
||||
+
|
||||
+static int n526_lpc_remove(struct i2c_client *client)
|
||||
+{
|
||||
+ struct n526_lpc *n526_lpc = i2c_get_clientdata(client);
|
||||
+
|
||||
+ free_irq(client->irq, n526_lpc);
|
||||
+
|
||||
+ i2c_set_clientdata(client, NULL);
|
||||
+ input_unregister_device(n526_lpc->input);
|
||||
+ input_free_device(n526_lpc->input);
|
||||
+ kfree(n526_lpc);
|
||||
+
|
||||
+ return 0;
|
||||
+}
|
||||
+
|
||||
+static const struct i2c_device_id n526_lpc_id[] = {
|
||||
+ { "n526-lpc", 0 },
|
||||
+ { }
|
||||
+};
|
||||
+MODULE_DEVICE_TABLE(i2c, n526_lpc_id);
|
||||
+
|
||||
+static struct i2c_driver n526_lpc_driver = {
|
||||
+ .driver = {
|
||||
+ .name = "n526-lpc",
|
||||
+ .owner = THIS_MODULE,
|
||||
+ },
|
||||
+ .probe = n526_lpc_probe,
|
||||
+ .remove = n526_lpc_remove,
|
||||
+ .id_table = n526_lpc_id,
|
||||
+};
|
||||
+
|
||||
+static int __init n526_lpc_init(void)
|
||||
+{
|
||||
+ return i2c_add_driver(&n526_lpc_driver);
|
||||
+}
|
||||
+module_init(n526_lpc_init);
|
||||
+
|
||||
+static void __exit n526_lpc_exit(void)
|
||||
+{
|
||||
+ i2c_del_driver(&n526_lpc_driver);
|
||||
+}
|
||||
+module_exit(n526_lpc_exit);
|
||||
+
|
||||
+MODULE_LICENSE("GPL");
|
||||
+MODULE_AUTHOR("Lars-Peter Clausen");
|
||||
+MODULE_DESCRIPTION("n526 keypad driver");
|
||||
+MODULE_ALIAS("i2c:n526-keys");
|
9730
target/linux/xburst/patches-2.6.35/900-add-openwrt-logo.patch
Normal file
9730
target/linux/xburst/patches-2.6.35/900-add-openwrt-logo.patch
Normal file
File diff suppressed because it is too large
Load Diff
24
target/linux/xburst/qi_lb60/config-2.6.35
Normal file
24
target/linux/xburst/qi_lb60/config-2.6.35
Normal file
@ -0,0 +1,24 @@
|
||||
CONFIG_BACKLIGHT_LCD_SUPPORT=y
|
||||
CONFIG_BATTERY_JZ4740=y
|
||||
CONFIG_FB_JZ4740=y
|
||||
# CONFIG_FB_TMIO is not set
|
||||
CONFIG_FRAMEBUFFER_CONSOLE=y
|
||||
CONFIG_INPUT_PWM_BEEPER=y
|
||||
CONFIG_JZ4740_QI_LB60=y
|
||||
CONFIG_KEYBOARD_GPIO=y
|
||||
CONFIG_KEYBOARD_MATRIX=y
|
||||
CONFIG_LCD_CLASS_DEVICE=y
|
||||
CONFIG_LCD_ILI8960=y
|
||||
CONFIG_LOGO=y
|
||||
CONFIG_LOGO_OPENWRT_CLUT224=y
|
||||
CONFIG_MFD_CORE=y
|
||||
CONFIG_MFD_JZ4740_ADC=y
|
||||
CONFIG_MMC_JZ4740=y
|
||||
CONFIG_MTD_NAND_ECC=y
|
||||
CONFIG_SPI=y
|
||||
CONFIG_SPI_BITBANG=y
|
||||
CONFIG_SPI_GPIO=y
|
||||
CONFIG_SPI_MASTER=y
|
||||
CONFIG_SUSPEND_NVS=y
|
||||
# CONFIG_USB_G_HID is not set
|
||||
# CONFIG_USB_G_WEBCAM is not set
|
Loading…
Reference in New Issue
Block a user