1
0
mirror of git://projects.qi-hardware.com/sie-ceimtun.git synced 2025-01-10 14:10:15 +02:00
sie-ceimtun/Examples/Beta1/logic/build/project_r.twr

140 lines
6.5 KiB
Plaintext
Raw Normal View History

--------------------------------------------------------------------------------
Release 12.2 Trace (lin64)
Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.
/home/erwin/Xilinxs/12.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
project_r.ncd project.pcf
Design file: project_r.ncd
Physical constraint file: project.pcf
Device,package,speed: xc3s500e,vq100,-4 (PRODUCTION 1.27 2010-06-22)
Report level: verbose report, limited to 25 items per constraint
Environment Variable Effect
-------------------- ------
NONE No environment variables were set
--------------------------------------------------------------------------------
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
option. All paths that are not constrained will be reported in the
unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on
a 50 Ohm transmission line loading model. For the details of this model,
and for more information on accounting for different loading conditions,
please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
'Phase Error' calculations, these terms will be zero in the Clock
Uncertainty calculation. Please make appropriate modification to
SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase
Error.
Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)
Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
|Max Setup to|Max Hold to | | Clock |
Source | clk (edge) | clk (edge) |Internal Clock(s) | Phase |
------------+------------+------------+------------------+--------+
addr<0> | 4.669(F)| -0.795(F)|clk_BUFGP | 0.000|
addr<1> | 4.669(F)| -0.795(F)|clk_BUFGP | 0.000|
addr<2> | 4.652(F)| -0.775(F)|clk_BUFGP | 0.000|
addr<3> | 4.652(F)| -0.775(F)|clk_BUFGP | 0.000|
addr<4> | 4.648(F)| -0.771(F)|clk_BUFGP | 0.000|
addr<5> | 4.648(F)| -0.771(F)|clk_BUFGP | 0.000|
addr<6> | 4.650(F)| -0.772(F)|clk_BUFGP | 0.000|
addr<7> | 4.693(F)| -0.823(F)|clk_BUFGP | 0.000|
addr<8> | 4.693(F)| -0.823(F)|clk_BUFGP | 0.000|
addr<9> | 4.669(F)| -0.795(F)|clk_BUFGP | 0.000|
addr<10> | 4.666(F)| -0.791(F)|clk_BUFGP | 0.000|
addr<11> | 4.667(F)| -0.792(F)|clk_BUFGP | 0.000|
addr<12> | 4.667(F)| -0.792(F)|clk_BUFGP | 0.000|
ncs | 4.667(F)| -0.792(F)|clk_BUFGP | 0.000|
nwe | 4.666(F)| -0.791(F)|clk_BUFGP | 0.000|
quadA | 4.665(R)| -0.791(R)|clk_BUFGP | 0.000|
quadB | 4.665(R)| -0.791(R)|clk_BUFGP | 0.000|
reset | 3.592(R)| -0.849(R)|clk_BUFGP | 0.000|
| 3.855(F)| -0.185(F)|clk_BUFGP | 0.000|
sram_data<0>| 4.664(F)| -0.789(F)|clk_BUFGP | 0.000|
sram_data<1>| 4.664(F)| -0.789(F)|clk_BUFGP | 0.000|
sram_data<2>| 4.664(F)| -0.789(F)|clk_BUFGP | 0.000|
sram_data<3>| 4.664(F)| -0.789(F)|clk_BUFGP | 0.000|
sram_data<4>| 4.667(F)| -0.792(F)|clk_BUFGP | 0.000|
sram_data<5>| 4.667(F)| -0.792(F)|clk_BUFGP | 0.000|
sram_data<6>| 4.651(F)| -0.774(F)|clk_BUFGP | 0.000|
sram_data<7>| 4.651(F)| -0.774(F)|clk_BUFGP | 0.000|
------------+------------+------------+------------------+--------+
Clock clk to Pad
------------+------------+------------------+--------+
| clk (edge) | | Clock |
Destination | to PAD |Internal Clock(s) | Phase |
------------+------------+------------------+--------+
hbridge<0> | 13.931(R)|clk_BUFGP | 0.000|
| 14.353(F)|clk_BUFGP | 0.000|
hbridge<1> | 12.746(R)|clk_BUFGP | 0.000|
| 12.864(F)|clk_BUFGP | 0.000|
hbridge<2> | 13.504(R)|clk_BUFGP | 0.000|
| 13.837(F)|clk_BUFGP | 0.000|
hbridge<3> | 12.556(R)|clk_BUFGP | 0.000|
| 12.505(F)|clk_BUFGP | 0.000|
sram_data<0>| 12.178(F)|clk_BUFGP | 0.000|
sram_data<1>| 12.129(F)|clk_BUFGP | 0.000|
sram_data<2>| 11.885(F)|clk_BUFGP | 0.000|
sram_data<3>| 12.212(F)|clk_BUFGP | 0.000|
sram_data<4>| 11.613(F)|clk_BUFGP | 0.000|
sram_data<5>| 11.936(F)|clk_BUFGP | 0.000|
sram_data<6>| 12.842(F)|clk_BUFGP | 0.000|
sram_data<7>| 12.678(F)|clk_BUFGP | 0.000|
------------+------------+------------------+--------+
Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk | 6.238| 4.791| 4.655| 9.476|
---------------+---------+---------+---------+---------+
Pad to Pad
---------------+---------------+---------+
Source Pad |Destination Pad| Delay |
---------------+---------------+---------+
ncs |sram_data<0> | 8.523|
ncs |sram_data<1> | 9.355|
ncs |sram_data<2> | 8.852|
ncs |sram_data<3> | 9.607|
ncs |sram_data<4> | 8.850|
ncs |sram_data<5> | 8.354|
ncs |sram_data<6> | 9.662|
ncs |sram_data<7> | 9.907|
noe |sram_data<0> | 8.646|
noe |sram_data<1> | 9.478|
noe |sram_data<2> | 8.975|
noe |sram_data<3> | 9.730|
noe |sram_data<4> | 8.973|
noe |sram_data<5> | 8.477|
noe |sram_data<6> | 9.785|
noe |sram_data<7> | 10.030|
---------------+---------------+---------+
Analysis completed Sat Oct 30 18:31:18 2010
--------------------------------------------------------------------------------
Trace Settings:
-------------------------
Trace Settings
Peak Memory Usage: 239 MB