1
0
mirror of git://projects.qi-hardware.com/sie-ceimtun.git synced 2025-01-10 18:40:14 +02:00
sie-ceimtun/Examples/Beta1/logic/build/xst/work/hdllib.ref

5 lines
207 B
Plaintext
Raw Normal View History

MO PWM NULL ../PWM.v vlg50/_p_w_m.bin 1288492397
MO beta NULL ../beta.v vlg5C/beta.bin 1288492397
MO PuenteH NULL ../PuenteH.v vlg69/_puente_h.bin 1288492397
MO enco NULL ../enco.v vlg6D/enco.bin 1288492397