qi-hardware/sie-ceimtun
1
0
Fork 0
mirror of git://projects.qi-hardware.com/sie-ceimtun.git synced 2025-04-21 12:27:27 +03:00
Code Activity

Uploaded the first Beta to test in the development group

Browse Source
This commit is contained in:
Erwin Lopez
2010-10-30 18:34:22 -05:00
parent 0a65a50cff
commit 8f2a9cc1d6
68 changed files with 62913 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Examples/Beta1/logic/build/xst/work/hdllib.ref Normal file
View File

@@ -0,0 +1,4 @@
MO PWM NULL ../PWM.v vlg50/_p_w_m.bin 1288481438
MO beta NULL ../beta.v vlg5C/beta.bin 1288481438
MO PuenteH NULL ../PuenteH.v vlg69/_puente_h.bin 1288481438
MO enco NULL ../enco.v vlg6D/enco.bin 1288481438

BIN
Examples/Beta1/logic/build/xst/work/vlg50/_p_w_m.bin Normal file
View File

Binary file not shown.

BIN
Examples/Beta1/logic/build/xst/work/vlg5C/beta.bin Normal file
View File

Binary file not shown.

BIN
Examples/Beta1/logic/build/xst/work/vlg69/_puente_h.bin Normal file
View File

Binary file not shown.

BIN
Examples/Beta1/logic/build/xst/work/vlg6D/enco.bin Normal file
View File

Binary file not shown.