mirror of
git://projects.qi-hardware.com/sie-ceimtun.git
synced 2025-02-03 02:11:05 +02:00
5 lines
94 B
Plaintext
5 lines
94 B
Plaintext
verilog work ../beta.v
|
|
verilog work ../PuenteH.v
|
|
verilog work ../PWM.v
|
|
verilog work ../enco.v
|