mirror of
git://projects.qi-hardware.com/sie-ceimtun.git
synced 2025-01-10 14:50:14 +02:00
16 lines
818 B
XML
16 lines
818 B
XML
<?xml version="1.0" encoding="UTF-8"?>
|
|
<!-- IMPORTANT: This is an internal file that has been generated
|
|
by the Xilinx ISE software. Any direct editing or
|
|
changes made to this file may result in unpredictable
|
|
behavior or data corruption. It is strongly advised that
|
|
users do not edit the contents of this file. -->
|
|
<messages>
|
|
<msg type="warning" file="HDLCompilers" num="259" delta="old" ><arg fmt="%s" index="1">"../enco.v" line 65 </arg>Connection to input port '<arg fmt="%s" index="2">ADDRB</arg>' does not match port size
|
|
</msg>
|
|
|
|
<msg type="warning" file="HDLCompilers" num="259" delta="old" ><arg fmt="%s" index="1">"../enco.v" line 65 </arg>Connection to input port '<arg fmt="%s" index="2">ADDRB</arg>' does not match port size
|
|
</msg>
|
|
|
|
</messages>
|
|
|