1
0
mirror of git://projects.qi-hardware.com/xue.git synced 2024-07-09 22:38:47 +03:00

ddr termination placement

This commit is contained in:
Andres Calderon 2010-08-16 20:56:08 -05:00
parent f1c6506b1e
commit 2df63e4aea
11 changed files with 4055 additions and 3211 deletions

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Mon 16 Aug 2010 07:34:39 PM COT
EESchema Schematic File Version 2 date Mon 16 Aug 2010 08:51:04 PM COT
LIBS:power
LIBS:r_pack2
LIBS:v0402mhs03
@ -529,19 +529,19 @@ Entry Wire Line
Entry Wire Line
10100 4400 10200 4500
$Comp
L GND #PWR048
L GND #PWR16
U 1 1 4C699C4D
P 9950 2100
F 0 "#PWR048" H 9950 2100 30 0001 C CNN
F 0 "#PWR16" H 9950 2100 30 0001 C CNN
F 1 "GND" H 9950 2030 30 0001 C CNN
1 9950 2100
1 0 0 -1
$EndComp
$Comp
L GND #PWR049
L GND #PWR8
U 1 1 4C699C48
P 4550 2150
F 0 "#PWR049" H 4550 2150 30 0001 C CNN
F 0 "#PWR8" H 4550 2150 30 0001 C CNN
F 1 "GND" H 4550 2080 30 0001 C CNN
1 4550 2150
1 0 0 -1
@ -599,37 +599,37 @@ F 2 "1206" H 6900 6000 60 0001 C CNN
1 0 0 -1
$EndComp
$Comp
L GND #PWR050
L GND #PWR10
U 1 1 4C61D1D3
P 6900 6200
F 0 "#PWR050" H 6900 6200 30 0001 C CNN
F 0 "#PWR10" H 6900 6200 30 0001 C CNN
F 1 "GND" H 6900 6130 30 0001 C CNN
1 6900 6200
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR051
L +2.5V #PWR9
U 1 1 4C61D1D2
P 6900 5800
F 0 "#PWR051" H 6900 5750 20 0001 C CNN
F 0 "#PWR9" H 6900 5750 20 0001 C CNN
F 1 "+2.5V" H 6900 5900 30 0000 C CNN
1 6900 5800
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR052
L +2.5V #PWR1
U 1 1 4C61D192
P 1700 5800
F 0 "#PWR052" H 1700 5750 20 0001 C CNN
F 0 "#PWR1" H 1700 5750 20 0001 C CNN
F 1 "+2.5V" H 1700 5900 30 0000 C CNN
1 1700 5800
1 0 0 -1
$EndComp
$Comp
L GND #PWR053
L GND #PWR2
U 1 1 4C61D17F
P 1700 6200
F 0 "#PWR053" H 1700 6200 30 0001 C CNN
F 0 "#PWR2" H 1700 6200 30 0001 C CNN
F 1 "GND" H 1700 6130 30 0001 C CNN
1 1700 6200
1 0 0 -1
@ -645,19 +645,19 @@ F 2 "1206" H 1700 6000 60 0001 C CNN
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR054
L +2.5V #PWR4
U 1 1 4C61CFCF
P 3050 1750
F 0 "#PWR054" H 3050 1700 20 0001 C CNN
F 0 "#PWR4" H 3050 1700 20 0001 C CNN
F 1 "+2.5V" H 3050 1850 30 0000 C CNN
1 3050 1750
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR055
L +2.5V #PWR14
U 1 1 4C61CFC6
P 8400 1700
F 0 "#PWR055" H 8400 1650 20 0001 C CNN
F 0 "#PWR14" H 8400 1650 20 0001 C CNN
F 1 "+2.5V" H 8400 1800 30 0000 C CNN
1 8400 1700
1 0 0 -1
@ -723,37 +723,37 @@ F 2 "0603" H 7450 6000 60 0001 C CNN
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR056
L +2.5V #PWR11
U 1 1 4C61CF9F
P 8300 5750
F 0 "#PWR056" H 8300 5700 20 0001 C CNN
F 0 "#PWR11" H 8300 5700 20 0001 C CNN
F 1 "+2.5V" H 8300 5850 30 0000 C CNN
1 8300 5750
1 0 0 -1
$EndComp
$Comp
L GND #PWR057
L GND #PWR12
U 1 1 4C61CF9E
P 8300 6350
F 0 "#PWR057" H 8300 6350 30 0001 C CNN
F 0 "#PWR12" H 8300 6350 30 0001 C CNN
F 1 "GND" H 8300 6280 30 0001 C CNN
1 8300 6350
1 0 0 -1
$EndComp
$Comp
L GND #PWR058
L GND #PWR6
U 1 1 4C61CF90
P 3050 6350
F 0 "#PWR058" H 3050 6350 30 0001 C CNN
F 0 "#PWR6" H 3050 6350 30 0001 C CNN
F 1 "GND" H 3050 6280 30 0001 C CNN
1 3050 6350
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR059
L +2.5V #PWR5
U 1 1 4C61CF89
P 3050 5750
F 0 "#PWR059" H 3050 5700 20 0001 C CNN
F 0 "#PWR5" H 3050 5700 20 0001 C CNN
F 1 "+2.5V" H 3050 5850 30 0000 C CNN
1 3050 5750
1 0 0 -1
@ -839,19 +839,19 @@ F 2 "0402" H 9950 1750 60 0001 C CNN
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR060
L +2.5V #PWR15
U 1 1 4C61CE2F
P 9950 800
F 0 "#PWR060" H 9950 750 20 0001 C CNN
F 0 "#PWR15" H 9950 750 20 0001 C CNN
F 1 "+2.5V" H 9950 900 30 0000 C CNN
1 9950 800
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR061
L +2.5V #PWR7
U 1 1 4C61CDF1
P 4550 850
F 0 "#PWR061" H 4550 800 20 0001 C CNN
F 0 "#PWR7" H 4550 800 20 0001 C CNN
F 1 "+2.5V" H 4550 950 30 0000 C CNN
1 4550 850
1 0 0 -1
@ -934,10 +934,10 @@ $EndComp
Text HLabel 5000 5350 2 60 BiDi ~ 0
M0_DQ[0..15]
$Comp
L GND #PWR062
L GND #PWR3
U 1 1 4C58A712
P 3000 5200
F 0 "#PWR062" H 3000 5200 30 0001 C CNN
F 0 "#PWR3" H 3000 5200 30 0001 C CNN
F 1 "GND" H 3000 5130 30 0001 C CNN
1 3000 5200
1 0 0 -1
@ -1213,10 +1213,10 @@ Entry Wire Line
Entry Wire Line
10100 3600 10200 3700
$Comp
L GND #PWR063
L GND #PWR13
U 1 1 4C437C3F
P 8350 5150
F 0 "#PWR063" H 8350 5150 30 0001 C CNN
F 0 "#PWR13" H 8350 5150 30 0001 C CNN
F 1 "GND" H 8350 5080 30 0001 C CNN
1 8350 5150
1 0 0 -1

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Mon 16 Aug 2010 07:34:39 PM COT
EESchema Schematic File Version 2 date Mon 16 Aug 2010 08:51:04 PM COT
LIBS:power
LIBS:r_pack2
LIBS:v0402mhs03
@ -242,19 +242,19 @@ F 1 "100nF" H 4000 5400 50 0000 L CNN
-1 0 0 1
$EndComp
$Comp
L GND #PWR01
L GND #PWR24
U 1 1 4C65D6AB
P 9350 3150
F 0 "#PWR01" H 9350 3150 30 0001 C CNN
F 0 "#PWR24" H 9350 3150 30 0001 C CNN
F 1 "GND" H 9350 3080 30 0001 C CNN
1 9350 3150
1 0 0 -1
$EndComp
$Comp
L +3.3V #PWR02
L +3.3V #PWR23
U 1 1 4C65D69B
P 9350 2650
F 0 "#PWR02" H 9350 2610 30 0001 C CNN
F 0 "#PWR23" H 9350 2610 30 0001 C CNN
F 1 "+3.3V" H 9350 2760 30 0000 C CNN
1 9350 2650
1 0 0 -1
@ -318,10 +318,10 @@ SPI_DQ[0..3]
Text HLabel 2450 1700 0 60 Input ~ 0
SPI_FLASH_CS#
$Comp
L GND #PWR03
L GND #PWR17
U 1 1 4C65ABE9
P 2650 2450
F 0 "#PWR03" H 2650 2450 30 0001 C CNN
F 0 "#PWR17" H 2650 2450 30 0001 C CNN
F 1 "GND" H 2650 2380 30 0001 C CNN
1 2650 2450
1 0 0 -1
@ -354,19 +354,19 @@ Entry Wire Line
Entry Wire Line
8150 3150 8250 3050
$Comp
L +3.3V #PWR04
L +3.3V #PWR21
U 1 1 4C646C14
P 7950 2900
F 0 "#PWR04" H 7950 2860 30 0001 C CNN
F 0 "#PWR21" H 7950 2860 30 0001 C CNN
F 1 "+3.3V" H 7950 3010 30 0000 C CNN
1 7950 2900
1 0 0 -1
$EndComp
$Comp
L GND #PWR05
L GND #PWR22
U 1 1 4C646BEA
P 7950 3000
F 0 "#PWR05" H 7950 3000 30 0001 C CNN
F 0 "#PWR22" H 7950 3000 30 0001 C CNN
F 1 "GND" H 7950 2930 30 0001 C CNN
1 7950 3000
1 0 0 -1
@ -416,10 +416,10 @@ SD_DAT3
Text Label 4200 6100 0 30 ~ 0
SD_CMD
$Comp
L GND #PWR06
L GND #PWR18
U 1 1 4C61D875
P 3950 5800
F 0 "#PWR06" H 3950 5800 30 0001 C CNN
F 0 "#PWR18" H 3950 5800 30 0001 C CNN
F 1 "GND" H 3950 5730 30 0001 C CNN
1 3950 5800
1 0 0 -1
@ -431,19 +431,19 @@ SD_DAT0
Text Label 4200 5850 0 30 ~ 0
SD_DAT1
$Comp
L GND #PWR07
L GND #PWR20
U 1 1 4C438ADC
P 5800 6200
F 0 "#PWR07" H 5800 6200 30 0001 C CNN
F 0 "#PWR20" H 5800 6200 30 0001 C CNN
F 1 "GND" H 5800 6130 30 0001 C CNN
1 5800 6200
1 0 0 -1
$EndComp
$Comp
L GND #PWR08
L GND #PWR19
U 1 1 4C438AD5
P 5350 6550
F 0 "#PWR08" H 5350 6550 30 0001 C CNN
F 0 "#PWR19" H 5350 6550 30 0001 C CNN
F 1 "GND" H 5350 6480 30 0001 C CNN
1 5350 6550
1 0 0 -1

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Mon 16 Aug 2010 07:34:39 PM COT
EESchema Schematic File Version 2 date Mon 16 Aug 2010 08:51:04 PM COT
LIBS:power
LIBS:r_pack2
LIBS:v0402mhs03
@ -58,37 +58,37 @@ Comment3 ""
Comment4 ""
$EndDescr
$Comp
L +3.3V #PWR09
L +3.3V #PWR52
U 1 1 4C695F50
P 2700 4600
F 0 "#PWR09" H 2700 4560 30 0001 C CNN
F 0 "#PWR52" H 2700 4560 30 0001 C CNN
F 1 "+3.3V" H 2700 4710 30 0000 C CNN
1 2700 4600
1 0 0 -1
$EndComp
$Comp
L +3.3V #PWR010
L +3.3V #PWR48
U 1 1 4C695F4B
P 2550 6100
F 0 "#PWR010" H 2550 6060 30 0001 C CNN
F 0 "#PWR48" H 2550 6060 30 0001 C CNN
F 1 "+3.3V" H 2550 6210 30 0000 C CNN
1 2550 6100
1 0 0 -1
$EndComp
$Comp
L +3.3V #PWR011
L +3.3V #PWR50
U 1 1 4C695F43
P 2650 1100
F 0 "#PWR011" H 2650 1060 30 0001 C CNN
F 0 "#PWR50" H 2650 1060 30 0001 C CNN
F 1 "+3.3V" H 2650 1210 30 0000 C CNN
1 2650 1100
1 0 0 -1
$EndComp
$Comp
L +3.3V #PWR012
L +3.3V #PWR47
U 1 1 4C695F3B
P 2500 2400
F 0 "#PWR012" H 2500 2360 30 0001 C CNN
F 0 "#PWR47" H 2500 2360 30 0001 C CNN
F 1 "+3.3V" H 2500 2510 30 0000 C CNN
1 2500 2400
1 0 0 -1
@ -324,55 +324,55 @@ Connection ~ 2650 1200
Wire Wire Line
3200 5000 3200 4550
$Comp
L +2.5V #PWR013
L +2.5V #PWR55
U 1 1 4C695DCD
P 3200 4550
F 0 "#PWR013" H 3200 4500 20 0001 C CNN
F 0 "#PWR55" H 3200 4500 20 0001 C CNN
F 1 "+2.5V" H 3200 4650 30 0000 C CNN
1 3200 4550
1 0 0 -1
$EndComp
$Comp
L GND #PWR014
L GND #PWR56
U 1 1 4C695F0A
P 3200 5550
F 0 "#PWR014" H 3200 5550 30 0001 C CNN
F 0 "#PWR56" H 3200 5550 30 0001 C CNN
F 1 "GND" H 3200 5480 30 0001 C CNN
1 3200 5550
1 0 0 -1
$EndComp
$Comp
L GND #PWR015
L GND #PWR51
U 1 1 4C695F09
P 2650 5550
F 0 "#PWR015" H 2650 5550 30 0001 C CNN
F 0 "#PWR51" H 2650 5550 30 0001 C CNN
F 1 "GND" H 2650 5480 30 0001 C CNN
1 2650 5550
1 0 0 -1
$EndComp
$Comp
L GND #PWR016
L GND #PWR54
U 1 1 4C695DFE
P 3150 1850
F 0 "#PWR016" H 3150 1850 30 0001 C CNN
F 0 "#PWR54" H 3150 1850 30 0001 C CNN
F 1 "GND" H 3150 1780 30 0001 C CNN
1 3150 1850
1 0 0 -1
$EndComp
$Comp
L GND #PWR017
L GND #PWR49
U 1 1 4C695DF8
P 2600 1850
F 0 "#PWR017" H 2600 1850 30 0001 C CNN
F 0 "#PWR49" H 2600 1850 30 0001 C CNN
F 1 "GND" H 2600 1780 30 0001 C CNN
1 2600 1850
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR018
L +2.5V #PWR53
U 1 1 4C695DA7
P 3150 1100
F 0 "#PWR018" H 3150 1050 20 0001 C CNN
F 0 "#PWR53" H 3150 1050 20 0001 C CNN
F 1 "+2.5V" H 3150 1200 30 0000 C CNN
1 3150 1100
1 0 0 -1
@ -469,28 +469,28 @@ USBD_VP
Text HLabel 1650 6750 0 40 BiDi ~ 0
USBD_VM
$Comp
L GND #PWR019
L GND #PWR62
U 1 1 4C6552B5
P 5650 7450
F 0 "#PWR019" H 5650 7450 30 0001 C CNN
F 0 "#PWR62" H 5650 7450 30 0001 C CNN
F 1 "GND" H 5650 7380 30 0001 C CNN
1 5650 7450
1 0 0 -1
$EndComp
$Comp
L GND #PWR020
L GND #PWR46
U 1 1 4C6552B4
P 2200 7500
F 0 "#PWR020" H 2200 7500 30 0001 C CNN
F 0 "#PWR46" H 2200 7500 30 0001 C CNN
F 1 "GND" H 2200 7430 30 0001 C CNN
1 2200 7500
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR021
L +2.5V #PWR44
U 1 1 4C6552B2
P 1600 6150
F 0 "#PWR021" H 1600 6100 20 0001 C CNN
F 0 "#PWR44" H 1600 6100 20 0001 C CNN
F 1 "+2.5V" H 1600 6250 30 0000 C CNN
1 1600 6150
1 0 0 -1
@ -516,37 +516,37 @@ F 2 "0603" H 4400 6050 60 0001 C CNN
1 0 0 -1
$EndComp
$Comp
L +5V #PWR022
L +5V #PWR58
U 1 1 4C6552AF
P 4400 5050
F 0 "#PWR022" H 4400 5140 20 0001 C CNN
F 0 "#PWR58" H 4400 5140 20 0001 C CNN
F 1 "+5V" H 4400 5140 30 0000 C CNN
1 4400 5050
1 0 0 -1
$EndComp
$Comp
L GND #PWR023
L GND #PWR60
U 1 1 4C6552AE
P 4600 7400
F 0 "#PWR023" H 4600 7400 30 0001 C CNN
F 0 "#PWR60" H 4600 7400 30 0001 C CNN
F 1 "GND" H 4600 7330 30 0001 C CNN
1 4600 7400
1 0 0 -1
$EndComp
$Comp
L GND #PWR024
L GND #PWR59
U 1 1 4C63F2B5
P 4550 3700
F 0 "#PWR024" H 4550 3700 30 0001 C CNN
F 0 "#PWR59" H 4550 3700 30 0001 C CNN
F 1 "GND" H 4550 3630 30 0001 C CNN
1 4550 3700
1 0 0 -1
$EndComp
$Comp
L +5V #PWR025
L +5V #PWR57
U 1 1 4C63F295
P 4350 1350
F 0 "#PWR025" H 4350 1440 20 0001 C CNN
F 0 "#PWR57" H 4350 1440 20 0001 C CNN
F 1 "+5V" H 4350 1440 30 0000 C CNN
1 4350 1350
1 0 0 -1
@ -572,28 +572,28 @@ F 2 "0603" H 4550 3350 60 0001 C CNN
1 0 0 -1
$EndComp
$Comp
L +2.5V #PWR026
L +2.5V #PWR43
U 1 1 4C63EC16
P 1550 2450
F 0 "#PWR026" H 1550 2400 20 0001 C CNN
F 0 "#PWR43" H 1550 2400 20 0001 C CNN
F 1 "+2.5V" H 1550 2550 30 0000 C CNN
1 1550 2450
1 0 0 -1
$EndComp
$Comp
L GND #PWR027
L GND #PWR45
U 1 1 4C63EA1B
P 2150 3800
F 0 "#PWR027" H 2150 3800 30 0001 C CNN
F 0 "#PWR45" H 2150 3800 30 0001 C CNN
F 1 "GND" H 2150 3730 30 0001 C CNN
1 2150 3800
1 0 0 -1
$EndComp
$Comp
L GND #PWR028
L GND #PWR61
U 1 1 4C63E9FA
P 5600 3750
F 0 "#PWR028" H 5600 3750 30 0001 C CNN
F 0 "#PWR61" H 5600 3750 30 0001 C CNN
F 1 "GND" H 5600 3680 30 0001 C CNN
1 5600 3750
1 0 0 -1

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Mon 16 Aug 2010 07:34:39 PM COT
EESchema Schematic File Version 2 date Mon 16 Aug 2010 08:51:04 PM COT
LIBS:power
LIBS:r_pack2
LIBS:v0402mhs03

View File

@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Mon 16 Aug 2010 07:34:39 PM COT
EESchema-LIBRARY Version 2.3 Date: Mon 16 Aug 2010 08:51:04 PM COT
#
# +1.2V
#

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
Cmp-Mod V01 Created by CVpcb (20090216-final) date = Mon 16 Aug 2010 04:08:26 PM COT
Cmp-Mod V01 Genere par PcbNew le Mon 16 Aug 2010 08:22:44 PM COT
BeginCmp
TimeStamp = /4C4320F3/4C5D7F9F;
@ -715,159 +715,75 @@ IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C699384;
TimeStamp = /4C431A63/4C69DF7A;
Reference = R16;
ValeurCmp = 120;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C69C6B2;
Reference = RP1;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C699385;
TimeStamp = /4C431A63/4C69CEE8;
Reference = RP2;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C69933E;
TimeStamp = /4C431A63/4C69D3A4;
Reference = RP3;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C69937F;
TimeStamp = /4C431A63/4C69D3A3;
Reference = RP4;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6993A2;
TimeStamp = /4C431A63/4C69D3A9;
Reference = RP5;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995A8;
TimeStamp = /4C431A63/4C69DA8A;
Reference = RP6;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995A6;
TimeStamp = /4C431A63/4C69DC05;
Reference = RP7;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C699D96;
TimeStamp = /4C431A63/4C69E299;
Reference = RP8;
ValeurCmp = R_PACK2;
IdModule = R_PACK2-0402;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6993A3;
TimeStamp = /4C431A63/4C69E3A6;
Reference = RP9;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995A7;
Reference = RP10;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995BC;
Reference = RP11;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6993A0;
Reference = RP12;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6993A1;
Reference = RP13;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995B3;
Reference = RP14;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995B1;
Reference = RP15;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995B2;
Reference = RP16;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995BD;
Reference = RP17;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995B0;
Reference = RP18;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C699D71;
Reference = RP19;
ValeurCmp = R_PACK2;
IdModule = R_PACK2-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995AE;
Reference = RP20;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995AF;
Reference = RP21;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C421DD3/4C6995BA;
Reference = RP22;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C431E53;
Reference = U1;

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
update=Mon 16 Aug 2010 07:35:46 PM COT
update=Mon 16 Aug 2010 08:54:56 PM COT
version=1
last_client=pcbnew
[common]

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Mon 16 Aug 2010 07:34:39 PM COT
EESchema Schematic File Version 2 date Mon 16 Aug 2010 08:51:04 PM COT
LIBS:power
LIBS:r_pack2
LIBS:v0402mhs03