1
0
mirror of git://projects.qi-hardware.com/xue.git synced 2024-09-07 14:29:19 +03:00

debug+prog connector added

This commit is contained in:
Andres Calderon 2010-08-22 13:35:28 -05:00
parent 7500694b72
commit 980b853454
13 changed files with 6769 additions and 5904 deletions

87
kicad/xue-rnc/DBG_PRG.sch Normal file
View File

@ -0,0 +1,87 @@
EESchema Schematic File Version 2 date Sun 22 Aug 2010 01:33:25 PM COT
LIBS:power
LIBS:r_pack2
LIBS:v0402mhs03
LIBS:usb-48204-0001
LIBS:microsmd075f
LIBS:mic2550ayts
LIBS:rj45-48025
LIBS:xue-nv
LIBS:xc6slx75fgg484
LIBS:xc6slx45fgg484
LIBS:micron_mobile_ddr
LIBS:micron_ddr_512Mb
LIBS:k8001
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:pasives-connectors
LIBS:x25x64mb
LIBS:attiny
LIBS:PSU
LIBS:xue-rnc-cache
EELAYER 24 0
EELAYER END
$Descr A4 11700 8267
Sheet 2 8
Title ""
Date "22 aug 2010"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L CONN_8X2 J6
U 1 1 4C716CAB
P 2550 2350
F 0 "J6" H 2550 2800 60 0000 C CNN
F 1 "CONN_8X2" V 2550 2350 50 0000 C CNN
1 2550 2350
1 0 0 -1
$EndComp
Wire Wire Line
2150 2200 1900 2200
Text HLabel 1900 2200 0 60 BiDi ~ 0
FPGA_TDO
Text HLabel 1900 2300 0 60 BiDi ~ 0
FPGA_TDI
Wire Wire Line
2150 2300 1900 2300
Wire Wire Line
2150 2100 1900 2100
Text HLabel 1900 2100 0 60 BiDi ~ 0
FPGA_TMS
Text HLabel 1900 2000 0 60 BiDi ~ 0
FPGA_TCK
Wire Wire Line
2150 2000 1900 2000
$EndSCHEMATC

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 22 Aug 2010 08:19:33 AM COT EESchema Schematic File Version 2 date Sun 22 Aug 2010 01:33:25 PM COT
LIBS:power LIBS:power
LIBS:r_pack2 LIBS:r_pack2
LIBS:v0402mhs03 LIBS:v0402mhs03
@ -49,7 +49,7 @@ LIBS:xue-rnc-cache
EELAYER 24 0 EELAYER 24 0
EELAYER END EELAYER END
$Descr A4 11700 8267 $Descr A4 11700 8267
Sheet 7 7 Sheet 7 8
Title "" Title ""
Date "22 aug 2010" Date "22 aug 2010"
Rev "" Rev ""
@ -535,19 +535,19 @@ Entry Wire Line
Entry Wire Line Entry Wire Line
10100 4400 10200 4500 10100 4400 10200 4500
$Comp $Comp
L GND #PWR059 L GND #PWR062
U 1 1 4C699C4D U 1 1 4C699C4D
P 9950 2100 P 9950 2100
F 0 "#PWR059" H 9950 2100 30 0001 C CNN F 0 "#PWR062" H 9950 2100 30 0001 C CNN
F 1 "GND" H 9950 2030 30 0001 C CNN F 1 "GND" H 9950 2030 30 0001 C CNN
1 9950 2100 1 9950 2100
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L GND #PWR060 L GND #PWR063
U 1 1 4C699C48 U 1 1 4C699C48
P 4550 2150 P 4550 2150
F 0 "#PWR060" H 4550 2150 30 0001 C CNN F 0 "#PWR063" H 4550 2150 30 0001 C CNN
F 1 "GND" H 4550 2080 30 0001 C CNN F 1 "GND" H 4550 2080 30 0001 C CNN
1 4550 2150 1 4550 2150
1 0 0 -1 1 0 0 -1
@ -605,37 +605,37 @@ F 2 "1206" H 6900 6000 60 0001 C CNN
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L GND #PWR061 L GND #PWR064
U 1 1 4C61D1D3 U 1 1 4C61D1D3
P 6900 6200 P 6900 6200
F 0 "#PWR061" H 6900 6200 30 0001 C CNN F 0 "#PWR064" H 6900 6200 30 0001 C CNN
F 1 "GND" H 6900 6130 30 0001 C CNN F 1 "GND" H 6900 6130 30 0001 C CNN
1 6900 6200 1 6900 6200
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L +2.5V #PWR062 L +2.5V #PWR065
U 1 1 4C61D1D2 U 1 1 4C61D1D2
P 6900 5800 P 6900 5800
F 0 "#PWR062" H 6900 5750 20 0001 C CNN F 0 "#PWR065" H 6900 5750 20 0001 C CNN
F 1 "+2.5V" H 6900 5900 30 0000 C CNN F 1 "+2.5V" H 6900 5900 30 0000 C CNN
1 6900 5800 1 6900 5800
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L +2.5V #PWR063 L +2.5V #PWR066
U 1 1 4C61D192 U 1 1 4C61D192
P 1700 5800 P 1700 5800
F 0 "#PWR063" H 1700 5750 20 0001 C CNN F 0 "#PWR066" H 1700 5750 20 0001 C CNN
F 1 "+2.5V" H 1700 5900 30 0000 C CNN F 1 "+2.5V" H 1700 5900 30 0000 C CNN
1 1700 5800 1 1700 5800
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L GND #PWR064 L GND #PWR067
U 1 1 4C61D17F U 1 1 4C61D17F
P 1700 6200 P 1700 6200
F 0 "#PWR064" H 1700 6200 30 0001 C CNN F 0 "#PWR067" H 1700 6200 30 0001 C CNN
F 1 "GND" H 1700 6130 30 0001 C CNN F 1 "GND" H 1700 6130 30 0001 C CNN
1 1700 6200 1 1700 6200
1 0 0 -1 1 0 0 -1
@ -651,19 +651,19 @@ F 2 "1206" H 1700 6000 60 0001 C CNN
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L +2.5V #PWR065 L +2.5V #PWR068
U 1 1 4C61CFCF U 1 1 4C61CFCF
P 3050 1750 P 3050 1750
F 0 "#PWR065" H 3050 1700 20 0001 C CNN F 0 "#PWR068" H 3050 1700 20 0001 C CNN
F 1 "+2.5V" H 3050 1850 30 0000 C CNN F 1 "+2.5V" H 3050 1850 30 0000 C CNN
1 3050 1750 1 3050 1750
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L +2.5V #PWR066 L +2.5V #PWR069
U 1 1 4C61CFC6 U 1 1 4C61CFC6
P 8400 1700 P 8400 1700
F 0 "#PWR066" H 8400 1650 20 0001 C CNN F 0 "#PWR069" H 8400 1650 20 0001 C CNN
F 1 "+2.5V" H 8400 1800 30 0000 C CNN F 1 "+2.5V" H 8400 1800 30 0000 C CNN
1 8400 1700 1 8400 1700
1 0 0 -1 1 0 0 -1
@ -729,37 +729,37 @@ F 2 "0603" H 7450 6000 60 0001 C CNN
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L +2.5V #PWR067 L +2.5V #PWR070
U 1 1 4C61CF9F U 1 1 4C61CF9F
P 8300 5750 P 8300 5750
F 0 "#PWR067" H 8300 5700 20 0001 C CNN F 0 "#PWR070" H 8300 5700 20 0001 C CNN
F 1 "+2.5V" H 8300 5850 30 0000 C CNN F 1 "+2.5V" H 8300 5850 30 0000 C CNN
1 8300 5750 1 8300 5750
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L GND #PWR068 L GND #PWR071
U 1 1 4C61CF9E U 1 1 4C61CF9E
P 8300 6350 P 8300 6350
F 0 "#PWR068" H 8300 6350 30 0001 C CNN F 0 "#PWR071" H 8300 6350 30 0001 C CNN
F 1 "GND" H 8300 6280 30 0001 C CNN F 1 "GND" H 8300 6280 30 0001 C CNN
1 8300 6350 1 8300 6350
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L GND #PWR069 L GND #PWR072
U 1 1 4C61CF90 U 1 1 4C61CF90
P 3050 6350 P 3050 6350
F 0 "#PWR069" H 3050 6350 30 0001 C CNN F 0 "#PWR072" H 3050 6350 30 0001 C CNN
F 1 "GND" H 3050 6280 30 0001 C CNN F 1 "GND" H 3050 6280 30 0001 C CNN
1 3050 6350 1 3050 6350
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L +2.5V #PWR070 L +2.5V #PWR073
U 1 1 4C61CF89 U 1 1 4C61CF89
P 3050 5750 P 3050 5750
F 0 "#PWR070" H 3050 5700 20 0001 C CNN F 0 "#PWR073" H 3050 5700 20 0001 C CNN
F 1 "+2.5V" H 3050 5850 30 0000 C CNN F 1 "+2.5V" H 3050 5850 30 0000 C CNN
1 3050 5750 1 3050 5750
1 0 0 -1 1 0 0 -1
@ -845,19 +845,19 @@ F 2 "0402" H 9950 1750 60 0001 C CNN
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L +2.5V #PWR071 L +2.5V #PWR074
U 1 1 4C61CE2F U 1 1 4C61CE2F
P 9950 800 P 9950 800
F 0 "#PWR071" H 9950 750 20 0001 C CNN F 0 "#PWR074" H 9950 750 20 0001 C CNN
F 1 "+2.5V" H 9950 900 30 0000 C CNN F 1 "+2.5V" H 9950 900 30 0000 C CNN
1 9950 800 1 9950 800
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L +2.5V #PWR072 L +2.5V #PWR075
U 1 1 4C61CDF1 U 1 1 4C61CDF1
P 4550 850 P 4550 850
F 0 "#PWR072" H 4550 800 20 0001 C CNN F 0 "#PWR075" H 4550 800 20 0001 C CNN
F 1 "+2.5V" H 4550 950 30 0000 C CNN F 1 "+2.5V" H 4550 950 30 0000 C CNN
1 4550 850 1 4550 850
1 0 0 -1 1 0 0 -1
@ -940,10 +940,10 @@ $EndComp
Text HLabel 5000 5350 2 60 BiDi ~ 0 Text HLabel 5000 5350 2 60 BiDi ~ 0
M0_DQ[0..15] M0_DQ[0..15]
$Comp $Comp
L GND #PWR073 L GND #PWR076
U 1 1 4C58A712 U 1 1 4C58A712
P 3000 5200 P 3000 5200
F 0 "#PWR073" H 3000 5200 30 0001 C CNN F 0 "#PWR076" H 3000 5200 30 0001 C CNN
F 1 "GND" H 3000 5130 30 0001 C CNN F 1 "GND" H 3000 5130 30 0001 C CNN
1 3000 5200 1 3000 5200
1 0 0 -1 1 0 0 -1
@ -1219,10 +1219,10 @@ Entry Wire Line
Entry Wire Line Entry Wire Line
10100 3600 10200 3700 10100 3600 10200 3700
$Comp $Comp
L GND #PWR074 L GND #PWR077
U 1 1 4C437C3F U 1 1 4C437C3F
P 8350 5150 P 8350 5150
F 0 "#PWR074" H 8350 5150 30 0001 C CNN F 0 "#PWR077" H 8350 5150 30 0001 C CNN
F 1 "GND" H 8350 5080 30 0001 C CNN F 1 "GND" H 8350 5080 30 0001 C CNN
1 8350 5150 1 8350 5150
1 0 0 -1 1 0 0 -1

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 22 Aug 2010 08:19:33 AM COT EESchema Schematic File Version 2 date Sun 22 Aug 2010 01:33:25 PM COT
LIBS:power LIBS:power
LIBS:r_pack2 LIBS:r_pack2
LIBS:v0402mhs03 LIBS:v0402mhs03
@ -49,7 +49,7 @@ LIBS:xue-rnc-cache
EELAYER 24 0 EELAYER 24 0
EELAYER END EELAYER END
$Descr A4 11700 8267 $Descr A4 11700 8267
Sheet 2 7 Sheet 2 8
Title "" Title ""
Date "22 aug 2010" Date "22 aug 2010"
Rev "" Rev ""

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 22 Aug 2010 08:19:33 AM COT EESchema Schematic File Version 2 date Sun 22 Aug 2010 01:33:25 PM COT
LIBS:power LIBS:power
LIBS:r_pack2 LIBS:r_pack2
LIBS:v0402mhs03 LIBS:v0402mhs03
@ -49,7 +49,7 @@ LIBS:xue-rnc-cache
EELAYER 24 0 EELAYER 24 0
EELAYER END EELAYER END
$Descr A4 11700 8267 $Descr A4 11700 8267
Sheet 2 7 Sheet 2 8
Title "" Title ""
Date "22 aug 2010" Date "22 aug 2010"
Rev "" Rev ""

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 22 Aug 2010 08:19:33 AM COT EESchema Schematic File Version 2 date Sun 22 Aug 2010 01:33:25 PM COT
LIBS:power LIBS:power
LIBS:r_pack2 LIBS:r_pack2
LIBS:v0402mhs03 LIBS:v0402mhs03
@ -49,7 +49,7 @@ LIBS:xue-rnc-cache
EELAYER 24 0 EELAYER 24 0
EELAYER END EELAYER END
$Descr A4 11700 8267 $Descr A4 11700 8267
Sheet 3 7 Sheet 3 8
Title "" Title ""
Date "22 aug 2010" Date "22 aug 2010"
Rev "" Rev ""

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 22 Aug 2010 08:19:33 AM COT EESchema Schematic File Version 2 date Sun 22 Aug 2010 01:33:25 PM COT
LIBS:power LIBS:power
LIBS:r_pack2 LIBS:r_pack2
LIBS:v0402mhs03 LIBS:v0402mhs03
@ -49,7 +49,7 @@ LIBS:xue-rnc-cache
EELAYER 24 0 EELAYER 24 0
EELAYER END EELAYER END
$Descr A4 11700 8267 $Descr A4 11700 8267
Sheet 6 7 Sheet 6 8
Title "" Title ""
Date "22 aug 2010" Date "22 aug 2010"
Rev "" Rev ""

View File

@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Sun 22 Aug 2010 08:19:33 AM COT EESchema-LIBRARY Version 2.3 Date: Sun 22 Aug 2010 01:33:25 PM COT
# #
# +1.2V # +1.2V
# #
@ -155,6 +155,32 @@ X ~ 2 0 -100 65 U 40 40 1 1 P
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# CONN_8X2
#
DEF CONN_8X2 P 0 40 Y Y 1 F N
F0 "P" 0 450 60 H V C CNN
F1 "CONN_8X2" 0 0 50 V V C CNN
DRAW
S -100 400 100 -400 0 1 0 N
X ~ 1 -400 350 300 R 60 60 1 1 P I
X ~ 2 400 350 300 L 60 60 1 1 P I
X ~ 3 -400 250 300 R 60 60 1 1 P I
X ~ 4 400 250 300 L 60 60 1 1 P I
X ~ 5 -400 150 300 R 60 60 1 1 P I
X ~ 6 400 150 300 L 60 60 1 1 P I
X ~ 7 -400 50 300 R 60 60 1 1 P I
X ~ 8 400 50 300 L 60 60 1 1 P I
X ~ 9 -400 -50 300 R 60 60 1 1 P I
X ~ 10 400 -50 300 L 60 60 1 1 P I
X ~ 11 -400 -150 300 R 60 60 1 1 P I
X ~ 12 400 -150 300 L 60 60 1 1 P I
X ~ 13 -400 -250 300 R 60 60 1 1 P I
X ~ 14 400 -250 300 L 60 60 1 1 P I
X ~ 15 -400 -350 300 R 60 60 1 1 P I
X ~ 16 400 -350 300 L 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# GND # GND
# #
DEF ~GND #PWR 0 0 Y Y 1 F P DEF ~GND #PWR 0 0 Y Y 1 F P

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
Cmp-Mod V01 Genere par PcbNew le Thu 19 Aug 2010 04:47:26 AM COT Cmp-Mod V01 Created by CvPCB (2010-07-15 BZR 2414)-unstable date = Sun 22 Aug 2010 01:31:08 PM COT
BeginCmp BeginCmp
TimeStamp = /4C4320F3/4C5D7F9F; TimeStamp = /4C4320F3/4C5D7F9F;
@ -525,6 +525,76 @@ ValeurCmp = 100nF;
IdModule = 0402; IdModule = 0402;
EndCmp EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6B29A3;
Reference = C76;
ValeurCmp = 470nF;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6B29DA;
Reference = C77;
ValeurCmp = 470nF;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2C7C;
Reference = C78;
ValeurCmp = 4.7uF;
IdModule = 0805;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2C7F;
Reference = C79;
ValeurCmp = 22pF;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2C83;
Reference = C80;
ValeurCmp = 10uF;
IdModule = 1206;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2F0B;
Reference = C81;
ValeurCmp = 100nF;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2FD7;
Reference = C82;
ValeurCmp = 4.7uF;
IdModule = 0805;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2FD6;
Reference = C83;
ValeurCmp = 22pF;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2FD5;
Reference = C84;
ValeurCmp = 10uF;
IdModule = 1206;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2FD0;
Reference = C85;
ValeurCmp = 100nF;
IdModule = 0402;
EndCmp
BeginCmp BeginCmp
TimeStamp = /4C5F1EDC/4C5F2B55; TimeStamp = /4C5F1EDC/4C5F2B55;
Reference = F1; Reference = F1;
@ -560,6 +630,13 @@ ValeurCmp = USB-48204-0001;
IdModule = USB-48204; IdModule = USB-48204;
EndCmp EndCmp
BeginCmp
TimeStamp = /4C716A4D/4C716CAB;
Reference = J6;
ValeurCmp = CONN_8X2;
IdModule = pin_array_8x2;
EndCmp
BeginCmp BeginCmp
TimeStamp = /4C4320F3/4C5D80F3; TimeStamp = /4C4320F3/4C5D80F3;
Reference = L1; Reference = L1;
@ -571,7 +648,7 @@ BeginCmp
TimeStamp = /4C4320F3/4C5D7FB7; TimeStamp = /4C4320F3/4C5D7FB7;
Reference = L2; Reference = L2;
ValeurCmp = FB; ValeurCmp = FB;
IdModule = 0402; IdModule = 0603;
EndCmp EndCmp
BeginCmp BeginCmp
@ -609,6 +686,20 @@ ValeurCmp = FB;
IdModule = 0603; IdModule = 0603;
EndCmp EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2E6A;
Reference = L8;
ValeurCmp = 2.2uH;
IdModule = 1210;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2FD1;
Reference = L9;
ValeurCmp = 2.2uH;
IdModule = 1210;
EndCmp
BeginCmp BeginCmp
TimeStamp = /4C4320F3/4C5D7F39; TimeStamp = /4C4320F3/4C5D7F39;
Reference = R1; Reference = R1;
@ -749,6 +840,76 @@ ValeurCmp = 33;
IdModule = 0402; IdModule = 0402;
EndCmp EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6B1B90;
Reference = R21;
ValeurCmp = 120;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6B216D;
Reference = R22;
ValeurCmp = 33;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6B216E;
Reference = R23;
ValeurCmp = 33;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6B216B;
Reference = R24;
ValeurCmp = 33;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2DBC;
Reference = R25;
ValeurCmp = R;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2DDD;
Reference = R26;
ValeurCmp = R;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2FD3;
Reference = R27;
ValeurCmp = R;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2FD2;
Reference = R28;
ValeurCmp = R;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C716877;
Reference = R29;
ValeurCmp = 4.7k;
IdModule = 0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C7168DD;
Reference = R30;
ValeurCmp = 330;
IdModule = 0402;
EndCmp
BeginCmp BeginCmp
TimeStamp = /4C431A63/4C69C6B2; TimeStamp = /4C431A63/4C69C6B2;
Reference = RP1; Reference = RP1;
@ -819,6 +980,62 @@ ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402; IdModule = R_PACK4-0402;
EndCmp EndCmp
BeginCmp
TimeStamp = /4C431A63/4C69FCE6;
Reference = RP11;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C69FCE8;
Reference = RP12;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C69FCE7;
Reference = RP13;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6A0D58;
Reference = RP14;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6A0D57;
Reference = RP15;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6A0D56;
Reference = RP16;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6A0D55;
Reference = RP17;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp
TimeStamp = /4C431A63/4C6A0D54;
Reference = RP18;
ValeurCmp = R_PACK4;
IdModule = R_PACK4-0402;
EndCmp
BeginCmp BeginCmp
TimeStamp = /4C431A63/4C431E53; TimeStamp = /4C431A63/4C431E53;
Reference = U1; Reference = U1;
@ -882,6 +1099,27 @@ ValeurCmp = ATTINY24A-MLF;
IdModule = MLF20m1; IdModule = MLF20m1;
EndCmp EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6C9DB9;
Reference = U10;
ValeurCmp = A7130;
IdModule = DFN10;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2AA5;
Reference = U11;
ValeurCmp = A7108;
IdModule = SOT23-5;
EndCmp
BeginCmp
TimeStamp = /4C69ED5F/4C6D2AE0;
Reference = U12;
ValeurCmp = A7108;
IdModule = SOT23-5;
EndCmp
BeginCmp BeginCmp
TimeStamp = /4C5F1EDC/4C5F2CA7; TimeStamp = /4C5F1EDC/4C5F2CA7;
Reference = V1; Reference = V1;

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
update=Sun 22 Aug 2010 08:23:05 AM COT update=Sun 22 Aug 2010 01:34:33 PM COT
version=1 version=1
last_client=pcbnew last_client=pcbnew
[common] [common]

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 22 Aug 2010 08:19:33 AM COT EESchema Schematic File Version 2 date Sun 22 Aug 2010 01:33:25 PM COT
LIBS:power LIBS:power
LIBS:r_pack2 LIBS:r_pack2
LIBS:v0402mhs03 LIBS:v0402mhs03
@ -49,7 +49,7 @@ LIBS:xue-rnc-cache
EELAYER 24 0 EELAYER 24 0
EELAYER END EELAYER END
$Descr A3 16535 11700 $Descr A3 16535 11700
Sheet 1 7 Sheet 1 8
Title "" Title ""
Date "22 aug 2010" Date "22 aug 2010"
Rev "" Rev ""
@ -59,12 +59,10 @@ Comment2 ""
Comment3 "" Comment3 ""
Comment4 "" Comment4 ""
$EndDescr $EndDescr
$Sheet Wire Wire Line
S 3650 7300 1100 1300 5950 8150 4950 8150
U 4C69ED5F Wire Wire Line
F0 "PSU" 60 5950 7950 4950 7950
F1 "PSU.sch" 60
$EndSheet
Wire Wire Line Wire Wire Line
10650 4400 9300 4400 10650 4400 9300 4400
Wire Wire Line Wire Wire Line
@ -189,6 +187,26 @@ Wire Wire Line
10650 3450 9300 3450 10650 3450 9300 3450
Wire Bus Line Wire Bus Line
10650 4500 9300 4500 10650 4500 9300 4500
Wire Wire Line
5950 7850 4950 7850
Wire Wire Line
4950 8050 5950 8050
$Sheet
S 3750 7800 1200 700
U 4C716A4D
F0 "DBG_PRG" 60
F1 "DBG_PRG.sch" 60
F2 "FPGA_TDO" B R 4950 8050 60
F3 "FPGA_TDI" B R 4950 7950 60
F4 "FPGA_TMS" B R 4950 8150 60
F5 "FPGA_TCK" B R 4950 7850 60
$EndSheet
$Sheet
S 10750 8650 1100 1300
U 4C69ED5F
F0 "PSU" 60
F1 "PSU.sch" 60
$EndSheet
$Sheet $Sheet
S 10650 2700 1050 1950 S 10650 2700 1050 1950
U 4C4227FE U 4C4227FE
@ -287,6 +305,10 @@ F59 "NF_RNB" B R 9300 3950 60
F60 "PROG_CCLK" O R 9300 4400 60 F60 "PROG_CCLK" O R 9300 4400 60
F61 "PROG_CSO" O R 9300 4300 60 F61 "PROG_CSO" O R 9300 4300 60
F62 "PROG_MISO[0..3]" B R 9300 4500 60 F62 "PROG_MISO[0..3]" B R 9300 4500 60
F63 "S6_TCK" I L 5950 7850 60
F64 "S6_TDI" I L 5950 7950 60
F65 "S6_TDO" O L 5950 8050 60
F66 "S6_TMS" I L 5950 8150 60
$EndSheet $EndSheet
$Sheet $Sheet
S 10600 6250 1300 1800 S 10600 6250 1300 1800