26 Commits

Author	SHA1	Message	Date
Andres Calderon	ef75347b57	spi memory added	2010-08-13 15:42:35 -05:00
Juan64Bits	37912ec628	FPGA decoupling capacitors	2010-08-13 11:24:39 -05:00
Andres Calderon	35a1b35c7f	usb added	2010-08-13 09:27:10 -05:00
Andres Calderon	e1ce2a9e8f	fix	2010-08-12 21:12:14 -05:00
Andres Calderon	ada00cd738	fix	2010-08-12 17:18:08 -05:00
Andres Calderon	e678c0e51a	fixed placement	2010-08-12 16:12:57 -05:00
Andres Calderon	7a9ae94ba6	FB added to USB host	2010-08-12 08:12:03 -05:00
Juan64Bits	11bf380cc6	Fixing USB connections	2010-08-10 21:25:32 -05:00
Andres Calderon	a0ee3f9555	VCCs connected	2010-08-10 18:51:35 -05:00
Andres Calderon	ef20287ec3	only a test	2010-08-10 18:27:44 -05:00
Andres Calderon	57948cfc83	SD connector attached to th S6	2010-08-10 18:09:38 -05:00
Andres Calderon	cac88e3756	DDR de-coupling caps. added	2010-08-10 17:38:37 -05:00
Andres Calderon	a8fcbf091c	early placement	2010-08-09 22:25:05 -05:00
Andres Calderon	171e409036	annotate	2010-08-09 21:55:50 -05:00
Andres Calderon	11ade0f1e8	ddr footprint changed	2010-08-09 21:29:52 -05:00
Andres Calderon	134f841bb6	annotate	2010-08-09 20:21:14 -05:00
Juan64Bits	4c086528cc	Adding librarys.	2010-08-09 19:12:59 -05:00
Juan64Bits	b22aa62b24	Ethernet-phy and USB connected to FPGA	2010-08-09 15:37:18 -05:00
Andres Calderon	3678b1cf05	more fpga ddr lines has been connected	2010-08-08 22:53:21 -05:00
Juan64Bits	0d12fb26f4	USB and MICROSD footprints added	2010-08-08 17:54:09 -05:00
Juan64Bits	5ce4404765	Phy	2010-08-08 12:15:44 -05:00
Andres Calderon	5197a47953	ddr address and data has been conected to the FPGA	2010-08-04 20:50:31 -05:00
Andres Calderon	3e25e8dec9	ddr mobile replaced by ddr	2010-08-03 21:23:17 -05:00
Andres Calderon	1580e66a1e	only one wire connected	2010-07-28 06:48:02 -05:00
Andres Calderon	d79faef060	some ethernet phy conections	2010-07-27 20:09:20 -05:00
Andres Calderon	a8cbac05c9	chie renamed to xue	2010-07-24 14:02:57 -05:00