mirror of
git://projects.qi-hardware.com/xue.git
synced 2024-09-16 20:27:09 +03:00
130 lines
2.7 KiB
Plaintext
130 lines
2.7 KiB
Plaintext
EESchema Schematic File Version 2 date Tue 27 Jul 2010 08:07:47 PM COT
|
|
LIBS:power
|
|
LIBS:device
|
|
LIBS:transistors
|
|
LIBS:conn
|
|
LIBS:linear
|
|
LIBS:regul
|
|
LIBS:74xx
|
|
LIBS:cmos4000
|
|
LIBS:adc-dac
|
|
LIBS:memory
|
|
LIBS:xilinx
|
|
LIBS:special
|
|
LIBS:microcontrollers
|
|
LIBS:dsp
|
|
LIBS:microchip
|
|
LIBS:analog_switches
|
|
LIBS:motorola
|
|
LIBS:texas
|
|
LIBS:intel
|
|
LIBS:audio
|
|
LIBS:interface
|
|
LIBS:digital-audio
|
|
LIBS:philips
|
|
LIBS:display
|
|
LIBS:cypress
|
|
LIBS:siliconi
|
|
LIBS:opto
|
|
LIBS:atmel
|
|
LIBS:contrib
|
|
LIBS:valves
|
|
LIBS:xue-rnc-cache
|
|
EELAYER 24 0
|
|
EELAYER END
|
|
$Descr A4 11700 8267
|
|
Sheet 1 5
|
|
Title ""
|
|
Date "28 jul 2010"
|
|
Rev ""
|
|
Comp ""
|
|
Comment1 ""
|
|
Comment2 ""
|
|
Comment3 ""
|
|
Comment4 ""
|
|
$EndDescr
|
|
Wire Wire Line
|
|
2750 2100 4000 2100
|
|
Wire Wire Line
|
|
4000 4200 2750 4200
|
|
Wire Bus Line
|
|
4000 1200 4000 1150
|
|
Wire Bus Line
|
|
4000 1150 2750 1150
|
|
Wire Bus Line
|
|
2750 3250 4000 3250
|
|
Wire Bus Line
|
|
4000 3250 4000 3300
|
|
Wire Wire Line
|
|
2750 4100 4000 4100
|
|
Wire Wire Line
|
|
4000 2000 2750 2000
|
|
$Sheet
|
|
S 8650 3550 1450 2200
|
|
U 4C4320F3
|
|
F0 "Ethernet Phy" 60
|
|
F1 "eth_phy.sch" 60
|
|
F2 "ETH_RXC" O L 8650 3700 60
|
|
F3 "ETH_RST_N" I L 8650 3800 60
|
|
F4 "ETH_CRS" O L 8650 3900 60
|
|
F5 "ETH_COL" O L 8650 4000 60
|
|
F6 "ETH_INT" O L 8650 4100 60
|
|
F7 "ETH_MDIO" B L 8650 4200 60
|
|
F8 "ETH_MDC" I L 8650 4300 60
|
|
F9 "ETH_RXD[0..3]" O L 8650 4500 60
|
|
F10 "ETH_RXDV" O L 8650 4600 60
|
|
F11 "ETH_RXER" O L 8650 4700 60
|
|
F12 "ETH_TXC" B L 8650 4800 60
|
|
F13 "ETH_TXD[0..3]" I L 8650 4900 60
|
|
F14 "ETH_TXEN" I L 8650 5000 60
|
|
F15 "ETH_TXER" I L 8650 5100 60
|
|
F16 "ETH_CLK" I L 8650 5200 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 4000 900 3500 4000
|
|
U 4C431A63
|
|
F0 "FPGA Spartan6" 60
|
|
F1 "FPGA.sch" 60
|
|
F2 "M1_CLK" O L 4000 2000 60
|
|
F3 "M1_CLK#" O L 4000 2100 60
|
|
F4 "M0_CLK" O L 4000 4100 60
|
|
F5 "M0_CLK#" O L 4000 4200 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 8700 900 1150 1850
|
|
U 4C4227FE
|
|
F0 "Non volatile memories" 60
|
|
F1 "NV_MEMORIES.sch" 60
|
|
$EndSheet
|
|
$Sheet
|
|
S 1650 900 1100 4000
|
|
U 4C421DD3
|
|
F0 "DDR Banks" 60
|
|
F1 "DRAM.sch" 60
|
|
F2 "M1_DQ[0..31]" B R 2750 1150 60
|
|
F3 "M0_DQ[0..31]" B R 2750 3250 60
|
|
F4 "M0_BA[0..1]" I R 2750 3700 60
|
|
F5 "M1_BA[0..1]" I R 2750 1600 60
|
|
F6 "M0_DM[0..3]" I R 2750 3850 60
|
|
F7 "M1_DM[0..3]" I R 2750 1750 60
|
|
F8 "M1_A[0..13]" I R 2750 1450 60
|
|
F9 "M0_A[0..13]" I R 2750 3550 60
|
|
F10 "M0_WE#" I R 2750 4600 60
|
|
F11 "M0_RAS#" I R 2750 4450 60
|
|
F12 "M1_RAS#" I R 2750 2350 60
|
|
F13 "M1_WE#" I R 2750 2500 60
|
|
F14 "M0_CAS#" I R 2750 4350 60
|
|
F15 "M0_CKE" I R 2750 4000 60
|
|
F16 "M0_CLK" I R 2750 4100 60
|
|
F17 "M0_CLK#" I R 2750 4200 60
|
|
F18 "M0_CS#" I R 2750 3100 60
|
|
F19 "M1_CS#" I R 2750 1000 60
|
|
F20 "M1_CLK#" I R 2750 2100 60
|
|
F21 "M1_CLK" I R 2750 2000 60
|
|
F22 "M1_CKE" I R 2750 1900 60
|
|
F23 "M1_CAS#" I R 2750 2250 60
|
|
F24 "M1_DQS[0..3]" B R 2750 1300 60
|
|
F25 "M0_DQS[0..3]" B R 2750 3400 60
|
|
$EndSheet
|
|
$EndSCHEMATC
|