1
0
mirror of git://projects.qi-hardware.com/sie-ceimtun.git synced 2025-01-10 09:50:14 +02:00
sie-ceimtun/Examples/Beta1/logic/build/project_r.unroutes

10 lines
157 B
Plaintext
Raw Normal View History

Release 12.2 - par M.63c (lin64)
Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.
Sun Oct 31 12:21:06 2010
All signals are completely routed.